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Abstract
Analog-to-digital converters (ADCs) are an integral part of the interface between the analog and
digital realms. This dissertation presents the design and simulation of a Complementary Output
Switching-Logic (COSL) compatible, voltage state, switching logic comparator and a flash ADC
for high speed applications with multi-GHz input bandwidth. Josephson technology and the
COSL family of gates were utilized for this purpose.
A detailed design for the switching logic comparator is first provided. The design is verified with
simulations to obtain a functional comparator. The comparator is then optimized utilizing an
optimization tool developed using the scripting facilities of WRSpice. Incorporated in this tool
is a Monte Carlo capability to randomly vary the component values according to Gaussian
distributions, and trimming facilities to be able to trim a non-functional comparator to restore
functionality. The design component values are then optimized by maximizing the yield of a
comparator.
The optimized comparator is incorporated into the construction of a4-bit quantizer of an ADC.
The output from the quantizer section yields a switching-logic Gray-code output. A Gray-to-
Binary converter is designed with COSL gates to convert the Gray output from the quantizer into
Binary code for further processing.
The functionality, linearity, maximum input bandwidth and dynamic range of the 4-bit ADC is
verified by simulation. A number of special input waveforms are used for this purpose. The
performance of the comparator and the 4-bit ADC is also evaluated with thermal noise
incorporated into simulation. Beat frequency simulations and Fourier spectra were also used
in the evaluation of the ADC performance.
A fully functional 4-bit ADC, with a maximum input bandwidth of 10 GHz for a clock speed of
20 GHz was achieved through simulations. Beat frequency simulations revealed that the
comparators have an input bandwidth greater than 19 GHz with sufficient dynamic range for an
ADC of greater than 6 bits of resolution.
Due to the fact that the aperture time for the ADC is dependant on the rise time of the sampling
pulse and not the width of the pulse, a much smaller aperture time is obtained which directly
translates to higher input bandwidth.
Finally, a layout of a 4-bit sampler circuit was done according to the Hypres manufacturing
process to enable the high-speed testing of the comparator circuits.
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Opsomming
Analoog-na-Digitale Omsetters (ADOs) vorm 'n integrale deel van die koppelvlak tussen die
analoog en digitale wêrelde. Hiedie proefskrif stel die ontwerp en simulasie van 'n
Komplementêre Uittree Geskakelde Logika (COSL) aanpasbare, spanningstoestand,
geskakelde logika vergelyker en ADO bekend. Hierdie ADO kan vir hoë spoed toepassings
waar multi-GHz intree-bandwydte benodig word, aangewend word. Josephson tegnologie en
die Komplementêre Uittree Geskakelde Logika (COSL) familie van hekke word vir hierdie doel
gebruik.
Die volledige ontwerp vir die geskakelde logika vergelyker word eerstens gegee. Die ontwerp
word met behulp van simulasies bevestig om sodoende 'n ten volle funksionele vergelyker te
verkry. Die vergelyker word verder geëptimeer deur middel van 'n proses wat met behulp van
programmering in WRSpice ontwikkel is. Hierdie optimeringsproses sluit 'n Monte Carlo proses
in wat die komponentwaardes van die vergelyker onwillekeurig volgens 'n Gaussiese
verspreiding verander, sowel as 'n verstellingsmeganisme waarmee 'n nie-funksionerende
vergelyker verstel kan word totdat dit weer ten volle funksioneer. Die komponentwaardes word
dan geëptimeer vir maksimale opbrengs van 'n vergelyker.
Die geëptimeerde vergelyker word gebruik in die konstruksie van 'n 4-bis kwantifiseerder vir 'n
ADO. Die uittree van die 4-bis kwantifiseerder is in Gray kode. 'n Gray-na-Binêre kode omsetter
word vir hierdie doelontwerp deur van COSL hekke gebruik te maak.
Die volle ADO word voorts gesimuleer om die funksionalitet, lineariteit, maksimum
intreebandwydte en dinamiese bereik te verifieer. 'n Verskeidenheid van intreeseine is vir
hierdie doel gebruik. Die vergelyker en die 4-bis ADO is ook gesimuleer met termiese ruis om
die effek daarvan te bepaal. Fourier spektra en ''verskilfrekwensie'' (Beat Frequency) simulasies
word ook gebruik in die evaluering van die vergelyker en die ADO.
Die korrekte werking van 'n 4-bis ADO met intreebandwydte van 10 GHz met 'n klokspoed van
20 GHz is deur simulasie bevestig. Verskilfrekwensie simulasies dui aan dat die vergelykers 'n
intreebandwydte van groter as 19 GHz het, met voldoende dinamiese bereik vir 6 bis resolusie.
Aangesien die vergelykers se venstertydperk bepaal word deur die stygende helling van die
monsterpuls en nie deur die pulswydte nie, maak dit voorsiening vir 'n baie klein venstertydperk.
'n Klein venstertydperk is essensieel vir 'n hoë intreebandwydte.
'n Uitleg van 'n 4-bis vergelyker stadium is gedoen vir die Hypres vervaardigingsproses om die
vergelyker teen hoë spoed te kan toets.
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• Summary
• Introduction
The following sections and Chapters will present the results of a study in designing a
Superconductive Comparator for a High Speed Superconductive Analog-to-Digital Converter
(ADC) as well as the construction and evaluation of such an ADC.
Analog-to-digital-converters (ADCs) are integral components of electronic systems which
change signals from the analog state or realm to the discrete numbers in the digital realm, where
all subsequent signal processing is performed by numerical computations in the digital domain.
Superconductive circuits based upon Josephson Junctions have a number of advantages that can
be applied to ADC circuits. First, the Josephson device is a threshold device, with the
superconducting critical current providing a built-in threshold. This property is fundamental to
all analog comparisons performed in Josephson electronics and facilitates the conversion from
the analog to the digital realm. Second, the switching time of a Josephson junction can be a few
picoseconds, so the analog comparisons can be made quite rapidly. Finally, due to the
phenomenon of superconducting interference, Josephson circuits, which exhibit periodic
response characteristics, can be realized that will map a repeating code from an analog input.
In this Chapter it will be shown how these Josephson circuits are exploited to construct the first
superconductive comparators and ADC circuits. The different ADC circuits will be discussed
and compared to each other and predictions for future performance will be given.
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1.1 Advantages and Classification of Superconductive ACCs
Superconductive ADCs can provide several advantages over semiconductor ADCs, such as low
power dissipation, wide signal bandwidth, high dynamic range and high sensitivity to small
signals. Przybysz [9] categorized superconductive ADCs in four groups. Each group uses a
distinct architecture to best utilize the above mentioned advantages. This has been graphically
illustrated in Fig 1.1.
Fig. 1.1 Advantages of Superconductive ADCs and their preferred
architecture [9].
Lobe counting ADCs dissipate a thousand times less power than a similar semiconductor ADC
counterpart and are thus suitable for low power applications. Quasi-one-junction SQUID ADCs
have performed 6-bit conversion of multi-GHz sine-wave input signals and are found in wide
band ADCs. In high dynamic range ADCs. The superconductive sigma-delta ADC has
performed 16-bit conversion of 10MHz signals while sampling at 40 GHz. Sensitive SQUIDs
on the other hand, are utilized in SQUID microscopes to read low energy signals for non-
destructive testing and bio-magnetic research.
1.1.1 Lobe-Counting Analog-to-Digital Converters
The most research has been done on the lobe-counting ADC architecture. Itmainly consists of
an input quantizer and a binary counter. The analog input signal is coupled to a two-junction
SQUID, which generates a pulse each time a quantisation threshold is exceeded as the input level
increases. A binary counter, consisting of a number of flip-flops, then counts these pulses and
the final value of the counter represents the signal level.
Several variations on lobe-counting ADCs have been presented. Miller, et al [10] first described
the correct operation of a lobe-counting ADC, while Kuo et al [11] reported a sampling rate of
1Mega-samples per second on a lO-bit ADC. Kaplunenko et al [12] reported on an improved
flip-flop. Filipenko et al [13] and Lee [14] proposed techniques for tracking bi-directional
signals.
The main advantage of the lobe-counting ADC is its low power dissipation (typically lOOIlW
for a 12-bit ADC at a sampling rate of 1 to 5 MHz). A disadvantage of this type of ADC is that
the performance is limited by the maximum count rate of the flip-flop counting stages in the
binary counter. High frequency, large-amplitude input signals can cause quantization boundaries
to be crossed faster than the maximum count rate of the counters.
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1.1.2 Wideband Analog-to-Digital Converters
Wideband ADCs require a resolution of between 6 and 8 bits, but with the highest possible input
signal bandwidth that technology can provide. This high requirement can be achieved by
superconductive Josephson electronics.
The periodicity of the quantum mechanical wave function in Josephson junctions is exploited
to obtain a periodic response in the superconducting comparator. A block diagram of an ADC
layout with comparators utilizing this periodic characteristic is given in Fig. 1.2. It is also
illustrated graphically how the periodicity is used in obtaining the different levels of the ADC.
Ianalog
2R I Periodic I LSB
161 I Comparator
..¥.oR
;L: 2R I Periodic Iv i-'VVVY-8-1---41Com pa ra to rc
v R 2R I Periodic I:g 1--wVY-4-1-l1 Compo rot 0 r
.2
Q) R 2R I Periodic I
~ 1--wVY-2~1-l1Comparator
'iii
&! R 2R J Periodic I
i-'VVVY--1---41 Comparator !ASB
2R
....,
Gray Code Output
Fig. 1.2 Operational concept of a periodic-flash Analag-to-Digital
Converter,
Mallick [16] analysed and simulated some of the comparators proposed by Ko [15] in an attempt
to determine the feasibility of an 8-bit ADC. He predicted 7.6 effective bits of accuracy for a
full-scale 500 MHz sine wave and 6.9 effective bits for a 1 GHz sine wave.
Bradley [17] designed and demonstrated the type of ADC first proposed by Ko. In a subsequent
paper [18] on this subject he reported about 4 bits of resolution at 5 GHz and 3 bits of resolution
at 10 GHz. He also demonstrated, by the use of beat-frequency measurements, 3 bit accurate
conversion of an 8 GHz sine wave, 4 bit accurate conversion of a 4 GHz sine wave and 5 bit
correct conversion at 2 GHz. This flash type ADC was also implemented by Kaplan [19] in the
design of a flash digitizer with 6 bit resolution with an analog input bandwidth greater than
10 GHz.
1.1.3 Sigma-Delta Analog-to-Digital Converter
High dynamic range ADCs are required to digitize both large and small signals simultaneously.
The Nyquist theorem states that when an input signal only contains frequency components in a
frequency bandwidthjj; the input signal can be characterized by digital words sampled at rates
greater than 2/B,
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High dynamic range ADCs take advantage of oversampling. Josephson ADCs can sample in the
multi-GHz range. Likarevet al [25] proposed the first high dynamic range Josephson ADC
utilizing oversampling. The lobe-counting ADC could track frequencies from DC to 50 MHz.
They also predicted that, should they read the counter out at a clock rate of 200 GHz and
processed the data at GHz rates, they could obtain 16 bits of resolution for a 100 MHz signal.
Sources of error in the superconducting sigma-delta ADC are thermal noise and clock jitter and
will ultimately limit the resolution of the ADC.
1.1.4 High Sensitivity Digital SQUIDs
The sensitivity of superconducting quantum interference devices (SQUIDs) surpass that of
semiconductor devices making it very attractive in the field ofbio-magnetism for sensing brain
waves, heart beats and other electrical signals in the human body.
Fujimaki et al [27] and Likarevet al [26] both designed and demonstrated digital SQUIDs by
combining the SQUID and the ADC to simplify the read-out electronics.
1.2 Future Predictions
HYPRES has graphically presented the current and projected performance of high speed ADCs
in Fig. 1.3 (reproduced with permission from HYPRES [44D. The two bands on the graph show
the predicted performance for the high resolution ADCs and for the high input bandwidth ADCs.
The performance of the ADCs is also dependent on the improvement of the manufacturing
processes. HYPRES, for this reason, continues to push the limits in the manufacturing of
superconducting electronics.
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Fig. 1.3 Graphical presentation of the existing performance and the projected performance of high speed ADCs
in terms of effective number of bits as a function of input bandwidth. Reproduced with permission from
Hypres.
1.3 The Scope of this Study
This dissertation investigates a new design for a superconductive comparator for a high input
bandwidth superconductive ADC. Contributions are made in utilizing WRSpice simulations and
yield predictions to optimize the comparator circuit. The dissertation presents the following
major contributions:
1. A new and novel superconductive switching logic comparator.
2. The design of a switching logic COSL compatible, high input
bandwidth ADC.
Stellenbosch University http://scholar.sun.ac.za
Cho 1 - Introduction 6
The new comparator has the following advantages over other comparator designs:
• The comparator has a voltage state, switching logic output.
• The comparator output is COSL compatible and can be processed at clocking speeds
greater than 18 GHz.
• This comparator was designed and optimized utilizing the Monte Carlo Method,
implemented in WRSpice.
• The aperture time for the comparator is defined by the rise time of the sampling pulse
and not the pulse width. The sub-picosecond aperture time provides for an ADC with a
possible 5 bits of resolution at 15 GHz input bandwidth.
• The comparator does not suffer from threshold distortions and is not limited by a
maximum number of useful transitions.
• The comparator design incorporates trim facilities, which make it possible to trim a non-
functional comparator circuit to a fully functional comparator.
1.4 Layout of Dissertation
The dissertation has the following structure. The current Chapter serves as an introduction to the
field and scope of this study. Chapter 2 provides a detailed discussion on the basic elements and
building blocks of superconductive electronic circuits. These include the Josephson junction,
one-junction SQUID, quasi-one-junction SQUID and the two-junction SQUID. It further
discusses the new COSL family of logic gates. Lastly the subject of superconductive ADCs is
discussed with special reference to the superconductive flash ADC and the use of the Quasi-One-
Junction SQUIDs (QOJS) as a high speed comparator.
A summary from the study of the literature is given in Chapter 3.1t also provides an insight into
the design philosophy and the strategy followed in the process to arrive at a solution for the
problem. The different routes that were followed and avenues that were investigated, are
discussed. A novel idea for a superconductive switching logic comparator is then presented
together with the design of all its building blocks. The introduction of trim facilities to be able
to improve the number of functional comparator circuits, is discussed.
Chapter 4 deals with the WRSpice [40] simulations of the designed circuit. A Monte Carlo
method is implemented in WRSpice. These WRSpice simulations incorporate an estimate of the
manufacturing process tolerances in order to optimize and predict the yield for this design.
Included in this Chapter are the incorporation of the trim facilities into WRSpice and the
procedure to test the functionality of the comparator.
A superconductive flash ADC consists of a number of comparators and a data converter to
convert the Gray code output from the comparators into Binary code. Chapter 5 presents the
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design of a Gray-to-Binary converter and finally a complete 4-bit ADC. The correct simulated
low frequency and high frequency operation of the complete ADC is shown in this Chapter.
The dissertation is concluded in Chapter 6 with an overview of the results and a discussion of
future research and extensions to the presented work.
• Summary
In this Chapter a broad overview was given of the basic types of ADCs and what distinguishes
them from each other. Where possible, performances that have been achieved to date and
advantages and disadvantages of the different types of ADCs were discussed.
A general overview and layout of the dissertation were given to provide to the reader an initial
framework within which to view the detailed work that will follow.
-000-
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• Summary
• Introduction
Superconductive circuits based upon Josephson Junctions have a number of advantages that can
be applied to ADC circuits.
The building blocks of such superconductive Josephson circuits are the Josephsonjunction, one-
junction and two-junction Superconducting Quantum Interference Devices (SQUIDs). This
Chapter will cover the fundamentals of these devices to provide the necessary understanding
when they are utilised to construct other functional circuits such as comparators, converters and
Complementary Output Switching Logic (COSL) gates.
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2.1 The Josephson Junction
Josephson junctions can be produced by a number of techniques that include
superconductor-insulator-superconductor (SIS) structures, weak link (point contact, micro
bridge) and the more recent grain boundary for high Tc superconductors. Fig 2.1 illustrates the
mentioned techniques.
0 Substrate
SIS L2l Substrate buffer
Weak links Junction 0 Seed layer
~ Buffer layer
Grain boundary
A
8
Point Micro
Contact Bridge Grain boundary junction
Fig. 2.1 Different structures for Josephson junctions.
Josephson [1] discovered that the probability for a Cooper pair to tunnel through an insulating
barrier such as in the SIS junction corresponded to that for a single electron. He then predicted
that Cooper pairs would tunnel through the junction without any voltage across the junction. This
current at zero voltage is known as the Josephson current and the phenomenon is known as the
DC Josephson effect. This Josephson current exhibits a limit to the amount of current that the
tunnelling Cooper pairs can sustain to maintain zero voltage across the junction. This maximum
current is known as the Josephson critical current density Jc' If the applied current exceeds Jc
a voltage will develop across the junction.
Josephson junctions can be considered to fall into two categories, namely the basic junction and
the generalized junction. When the current through the junction is restricted to less than the
critical current, I,,it is considered to be a basic Josephson junction.
When I,is exceeded the junction is generalized and resistive and capacitive channels have to be
included in parallel to the basic channel to accommodate the excess current flow. This junction
is then referred to as a generalized Josephson junction.
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Fig 2.2 represents the i-v curve of a typical Josephson junction.
<i>
Normol .~:ctv
tunn.n~
f
Cooper pair
tunneling
n~
•
2~ v-e
Fig. 2.2 The i-v curve for a typical Josephson junction.
An expression for the Josephson tunnelling current can be derived by employing the equations
of Ginsburg and Landau [2, pp. 393-405] when it is assumed that no flux threads the junction.
The current-phase relationship is given by
(1)
where I,is the critical current of the junction and q> is the gauge invariant phase. With reference
to the current in Fig. 2.1, q> is defined as
(2)
A detailed derivation of (1), the current-phase relation, was performed in [4, pp. 145-150] and
[5, pp. 93-95]. The voltage-phase relationship is obtained by the time differentiation of (2) and
expressed as
aq> =
at
21t-v
cf>o
(3)
It can be seen from (1) and (2) that for a constant current through the junction, q> will be a
constant and for q> constant, the voltage across the junction will be zero. It is thus possible for
a current to flow through the junction without a voltage being generated across the junction. If
a constant voltage V is now applied across the junction, the phase difference across the junction
becomes a function of time and the current will oscillate.
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This phenomenon in tum is known as the AC Josephson effect and is related to the Josephson
frequency given by
vh=
~o
*lLJv
h
483.6xIQ12 V [Hz] (4)
where q*=2e, and e=1.6022xlO-19 C and h= 6.6262xlO-30 J-s and 4>0 the flux quantum. A
schematic of a generalized Josephson junction is shown in Fig 2.3.
+ +-..._------.
cv v
Fig. 2.3 A model of a generalized Josephson junction
and its equivalent symbol
According to Kirchhoffs current law the total current for the three channels can be expressed as
(5)
where G(v) represents the conductance of the normal tunnelling channel and C the capacitance
of the junction. The current through the junction is thus governed by a nonlinear differential
equation.
Utilizing the voltage-phase relation in (3) and simplifying the model by replacing the voltage
dependent conductance by the reciprocal of a constant resistance we obtain the resistively
shunted junction (RSJ) model.
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2.2 The One-Junction SQUID
2.2.1 Static characteristics
The one-junction SQUID (DJS) can be modelled by a Josephson junction and an inductor in
parallel. This equivalent circuit is shown in Fig. 2.4.
J
Fig. 2.4 Equivalent circuit of the
one-junction SQUID.
The one-junction in Fig. 2.4 can be described by
(6)
where ¢J=sin-l (IJ Ilo) is the phase across the junction J with a critical current of la, ~ a=2 1rLIaI~o,
and A=2 1rLIoI~o' The behaviour of the device depends on the value of A: for {JL>1 the SQUID
flux state is hysteretic and for {JL <1 the SQUID flux state is non-hysteretic. Fig. 2.5 shows the
two flux states, where ~a=LIa is the applied flux and ~ the included flux.
Fig. 2.5 Normalized relationship between <I> and <1>. for different values
of Llo /<1>0: a) 1/n (hysteretic), b) 1/2n (at transition),
c) 1/4n (non hysteretic). The dotted lines indicate the 0-1 and
1-0 flux transitions in the hysteretic state.
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The current, la' through the OJS can also be written as
(7)
Utilising the voltage-phase relationship, la can now be expressed in terms of the inductor current
iL as shown in (8).
(8)
In the hysteretic state, this can be graphically illustrated in Fig. 2.6
Hysteretic --_.-I""'"
.BL> 1
lilL
Is .
Fig. 2.6 The inductor current vs applied current for a hysteretic OJS
The value of la where the SQUID jumps to the next quantum state is called the threshold
current, Ith• For input current less than Ith, the OJS is in the zero-flux quantum state. At point A,
where the input exceeds Ith , one flux quantum enters the OJS loop, the OJS will jump to the one-
flux quantum state and the current through the inductor will jump from lA to IB. The input current
now has to be reduced below Imin before the OJS will revert back to the zero-flux quantum state.
The current through the inductor, just before the transition is given by 1m. Derivations for these
equations are given by Van Duzer[3].
By setting the derivative of (7) with respect to iL equal to zero, an expression for iL at the
maximum can be obtained. Substituting this expression back into (7), yields the expression for
the threshold current given by
(9)
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where
(10)
The currents for lA' IB' 1m and Imin can be calculated using the following expressions:
lA
I = I + (I I)Bm - th-minIth
(11)
(12)
(13)
2 'lt - cos - 1( -=--!.]
I = I PL
m C P
L
(14)
2.2.2 Switching Characteristics
Knowledge about the switching characteristics of the OJS is required in the design of the pulser
circuit and is used in the calculation of the rise-time, pulse width and the magnitude of the pulse.
The circuit for a OJS used for calculating the switching characteristics is shown in Fig. 2.7.
c R Llosin sp J
Fig.2.7 The OJS circuit used in calculating its switching characteristics
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When the Josephson Junction is treated as a nonlinear inductor, the OJS can be approximated
by an equivalent parallel RLC network, characterized by the equation
o (15)
and the 10%-90% rise time of this second order system can be approximated [39] as
(rise = 1 + 1.1~ + 1.4~2
wn
(16)
where Req = R, Ceq = C, ~ the damping factor, (.Unthe oscillation frequency and
w =n
1
(17)
The Josephson junction behaves much like a current-source switch during the zero to one and
the one to zero flux quantum transitions and for this reason the Leq can be set equal to L. For
critical damping, ~=I, the damping resistor is given by
R= ~~ . (18)
However, this is not the case for the underdamped DJS ( ~ < 1). The Josephson junction now
behaves like a nonlinear inductor rather than a current switch. The equivalent inductance, Leq,
is now represented by parallel combination of L and the junction small-signal inductance LJo'
LJO is given by
<1>0LJO = - _ _;___
2 nIc cos <1>[
(19)
where <Pf is the junction phase in the steady state. In most practical designs, however ~is chosen
to be 1for critical damping. From the above equations it can be seen that, in practice, with a limit
on the smallest inductor that can be fabricated, narrower pulses can only be obtained by utilizing
Josephson junctions with higher critical current densities and smaller junction capacitances.
A sudden change in the current stored in the inductor of a OJS, such as in a flux quantum
transition, the voltage across the inductor will change according to V=LdI/dt. The voltage
waveform will therefore be of the form of a pulse.
Luong [8] and Ko [15] assume that the base width of the pulse is equal to the rise time and
define the pulse width as follows:
1t = t =pw 2 base (20)
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The magnitude of the voltage pulse can be expressed in terms of the total phase change across
the junction, 6<1>, when the OJS experience a zero to one flux quantum transtion. The total phase
change is given by
2rcL IlIL IlILo_1
11<1> 0-1 = «1>0 = PL t, (21)
where L1IL is the change in the inductor current and VL the voltage across the inductor. The pulse
peak amplitude is now estimated as
«1>0 11<1> L MLV z __ = __
peak 2rc t t
pw pw
(22)
2.3 The Quasi-One-JunctionSQUID
In order to sample or sense the current through the Josephson junction of the one-junction
SQUID in Fig. 2.4, an additional junction, called the sampling junction, has to be inserted into
the loop of the one-junction SQUID [15]. The sampling junction behaves much like a short
circuit until the instant when sampling takes place. The equivalent circuit for the quasi-one-
junction SQUID (QOJS) is shown in Fig. 2.8.
la
IJ IL
loJr
Ir LJs
Is
Fig. 2.8 Equivalent circuit of the quasi-
one-junction SQUID.
The characteristics of the QOJS can be described by an equation similar to (6) for the OJS when
the critical current Is of the sampling junction is large compared to lo. It can be shown that the
equation defining the QOJS threshold, simplified to the first order in Ic/Is, corresponds to (23)
(23)
with
(24)
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and
where Ir is the reference current for the sampling junction. The condition for no hysteresis for
the QOJS is now given by fJ~< 1. The application ofthe QOJS as a comparator circuit will be
discussed later in Section 2.6.4.
2.4 The Two-Junction SQUID
A two-junction SQUID (2JS) is formed when two Josephson junctions are inserted into a
superconductive loop. The equivalent circuit for a symmetrical 2JS is shown in Fig. 2.9 The
control current Icon is inductively coupled to the 2JS loop with a mutual inductance M.
Alternatively, the control current can also be directly injected into the SQUID loop. In most
applications the gate current lG (also referred to as bias current lB) is coupled directly to the 2JS
loop and the control current inductively. A complete theoretical analysis of the 2JS was done by
Powell [38].
Icon
Fig. 2.9 Equivalent circuit for a two-junction SQUID with
an inductively coupled control current.
When a symmetrical 2JS is cooled to its superconductive state with no externally applied
magnetic field, the bias current lG will divide equally among the two parallel paths. No voltage
will be generated across the junctions as long as the current in each parallel path does not exceed
the critical current of the junctions J} and J2• If the bias current becomes larger than 2lc
superconductivity is destroyed in the loop and an alternating voltage will be generated across the
junctions. If an external magnetic field Icon is applied, a circulating current will be generated in
the loop which will try to cancel the flux included by the loop. The magnitude of the applied de
current lG' which will force the loop to its normal state, will thus be smaller due to the addition
of the circulating current in the loop.
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The behaviour of a symmetrical 2JS is characterised by its threshold curve. The threshold curve
relates the maximum gate current, IGmax, to the control current, Icon. IGmax is the maximum gate
current allowed by 2JS for a given control current, before switching from the superconductive
state to the voltage state and diverting current to any external load connected to the 2JS at the
point where lG is injected into the 2JS loop.
19 min ..
Fig.2.10
_.
Threshold curve for a symmetrical two-junction SQUID
showing the boundaries between the superconductive
and the resistive(voltage) states.
A typical threshold curve for the symmetrical2JS with inductor values LJ = L2 = U2, mutual
inductance values MJ = M2 = M/2 and junction critical currents IeJ = Ie2 = Ie, is shown in
Fig. 2.10. This threshold curve is periodic with respect to Icon with a period of cr,clM and will
therefore repeat for other values of Icon. Further, the two lobes in the threshold curve overlap by
2LIcfM. The minimum gate current, IGmin, with which the SQUID will switch to the voltage state
is at the intersection of the two threshold curves. When IGmin takes on the value of lo which
corresponds to a 50% modulation of the maximum gate current, it results in LIe:::: O.SiPo.
A non-symmetrical2JS is shown in Fig. 2.11 . Ifwe consider the example by Fujimaki et al [36],
it consists of Josephson junctions JJ and J2, and inductance L. The critical current of JJ ispl; and
that of J2 is ql.; , where p+q = 1. The inductance is magnetically coupled to L, through the
mutual inductance M. The bias current Ib is injected into the point between the right branch
inductance pL and the left inductance branch qL and together with specific ratio of pand q
ensures that the maximum bias current is always 1m.
M
Fig. 2.11 The non-symmetrical 2JS of Fujimaki.
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The current through Jj and J2 is represented by pl.; sin¢ and ql.; sin ¢, respectively. The
non-symmetrical 2JS can then be characterized by using Kirchoffs current law, expressed as
(26)
and the quantum condition around the 2JS loop,
(27)
where <1>1 and <1>2 are the quantum phases across the junctions and <I> the applied flux. This
equation expands to
tlJl + tlJ2 + ~1t [qL(pIm sintIJl - Ix) - pLqIm sintIJ2- MIx] = 21tn (28)
o
Fujimaki has used (26) and (28) to solve for the threshold curve where n is an integer and
represents the mode number and <1>0 represents the flux quantum (2.0679x1 0-15 Wb). Further, the
normalized inductance is given by
LIm
Á=-= 1
tl>o
(29)
2.5 The Complementary Output Switching Logic Family
This superconductive voltage state logic family, Complementary Output Switching Logic
(COSL), was proposed by Perold et al. [6]. COSL, based on the work of Fang [7] and Luong [8],
was designed to operate in the 5-10 GHz clock frequency range with increased reliability and
versatility over previously proposed logic families. This work was a phenomenal breakthrough
in the field of superconducting logic circuits. The experts in this field were convinced that the
superconducting voltage state logic would never reach these clock frequencies. Perold et al. [34]
exceeded his initial achievements. Currently COSL elements have been tested to correctly
operate at clock frequencies as high as 18 GHz [35]. This represents the upper limit of available
test equipment.
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Input.
Clock 1
Input bios
resistor
One- junction
SQUID Two-junction
SQUID
Fig.2.12 The basic COSL gate from Perold et al [6] indicating
the relevant sub circuits.
The basic COSL gate is shown in Fig. 2.12. The COSL gate consists of a one-junction SQUID
input, a two-junction SQUID output, clock shaper and a series Josephson Junction. COSL
employs a three-phase clocking scheme where all three clocks are 1200 out of phase with each
other. The function of the clock shaper is to clamp the clocked bias from the clocks to a constant
2.5 mV for the input and output stage when driven by a nominal clock amplitude of 10 mV. This
is obtained as the Josephson junction from the clock shaper switches to the gap voltage when the
current from the clock exceeds the critical current of the clock shaper junction. The series
junction is paramount in obtaining the complementary outputs of the AND and OR COSL gates,
depending whether it is placed above or below the output SQUID. The XOR COSL gate is
obtained by inserting a Josephson junction in series with the input of an OR gate.
AND/NAND gates are designed to switch for a nominal input current of 200 j.l.A,but not for
100 j.l.A.The OR/NOR gates, however, have to switch for a nominal input current of 100 j.l.Aas
well as a nominal input of 200 j.l.A.This is accomplished by using different bias resistors for the
input SQUIDs. All gate outputs are designed to deliver 1 mV into 5 Q or 200 j.l.A.
The XOR gate, however, due to the 300 j.l.Aseries junction are designed for two nominal inputs
of 200 j.l.Aeach. This will cause the series junction to switch and to cut the input off, producing
the zero output with the correct clocking sequence. The XOR gate can therefore also perform
a buffer or inverter function depending on the input. The buffer function is achieved if there is
only one input to the gate and the invert function when one input of the two inputs is kept high.
A detailed description of COSL operation is given in Reference [6].
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2.6 Analog-to-Digital Conversion and the Superconductive Flash
Analog-to-Digital Converter
2.6.1 Analog-to-Digital Conversion Process
The reader of this Section may already be familiar with the subject of Analog-to-Digital
Conversion, however, as a matter of completeness, it is included in this Section.
Analog-to-digital converters are the vital links between the analog and the digital worlds when
it is necessary to acquire analog data by digital computers. The input to the ADC is a continuous
value input while the output is discrete or quantized levels. The resolution of the ADC is
determined by the number of levels or the degree of quantization where the first level is called
the Least Significant Bit or in short LSB. The number of levels is expressed as a power of 2, eg.
2n where n indicates the resolution of the ADC in number of bits.
To digitally characterize an analog signal, it is necessary to sample it at specific time intervals
and to obtain the value of the analog signal at that time. To ensure that an analog signal can again
be reconstructed from the sampled data, it is necessary to sample the analog signal at least twice
the analog signal bandwidth. This constitutes the sampling or Nyquist theorem. The number of
AD conversions that can be performed in a given time interval is known as the sampling or clock
rate.
The output of an ADC is usually encoded in Binary code, Gray code or BCD code, which can
be readily interpreted by the digital computer. Due to the architecture, Gray code often finds
application in superconductive ADCs and belongs to a class of codes referred to as "minimum-
change codes", in which only one bit in the code group changes when going from any level to
the next. In Binary anything from one to all the bits can change in going from on level to the
next.
A block diagram of the AD conversion process is given in Fig. 2.13.
Sampling Quantization Encoding
Flg.2.13 Block diagram of the analog-to-digital conversion process.
Practical ADCs cannot perform the sampling process in zero time. The finite time required to
perform this function is called the aperture time, tap' To ensure that the ADC resolution is not
exceeded, the input signal is not allowed to change by more than one LSB during the aperture
time. For this reason the aperture time is directly related to the analog signal bandwidth.
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Ifwe consider a sinusoidal signal of sin21ifB t, the maximum slew rate is given by 21ifB' Where
JB is the signal bandwidth. For this signal to slew an amount of one LSB, a minimum time of
2/2n21ifB = l/2n1ifB is required and the aperture time now has to satisfy the inequality [15].
(30)
The aperture time thus provides us with a measure of how well an ADC can sample the input
signal. The smaller tap' the more accurate can the comparator sample the input signal and the
higher the performance and input bandwidth achieved by the ADC.
The output of an ADC can only take on discrete values. This will inherently cause error, known
as quantization error, in the conversion from the analog signal. Assuming that sampling takes
place in the middle of the aperture time interval and that the input signal increases linearly,
Fig. 2.14( a) shows the quantized output for an ideal ADC and Fig. 2.14(b) the quantization error.
Digital
5
a)
Quantization Error
0.5
o
-0.5
b)
Fig.2.14 a) The quantization characteristics and
b) the quantization error versus analog
input of an ideal ADC.
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2.6.2 Figures of Merit for ADCs
According to Fang [7], if the analog signal has equal probability of reaching any signal level,
then the quantization error has an average rms value of q/,d2 where q is the quantization step or
one LSB. An ideal n-bit converter will have a signal to error ratio (SER) of
The quantization function could in principle apply for arbitrarily large magnitude of analog input
signals, but the quantizer in practical ADCs exhibit a maximum value or saturation level Asar
The dynamic range of the quantizer is then given by
Rdynamic
A sat
(32)
q
A practical ADC will have additional error due to circuit limitations and imperfections. Sources
of such error could be the finite time response of circuits and fabrication related device
mismatches causing the transitions between levels not to be as evenly spaced as in Fig 2.14(a).
Under dynamic conditions the situation may arrive where the circuit cannot respond fast enough
and cause uncertainties in the transitional points between levels. This is graphically illustrated
in Fig. 2.15.
5
Digital
4
3
2
Analog
O~A-~--~~~~--~5~--
Fig.2.15 Uncertainties in transitions between levels (shaded area),
caused by dynamic effects in a practical ADC
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These uncertainties result in a practical ADC having an effective bit conversion accuracy which
is less than that of the ideal ADC. The relationship between the effective bit accuracy m of an
n-bit converter and the signal-to-error ratio SER is given by
(33)
where msn, and SER:<;SERidealgiven by (31). The SNR can be obtained from the ratio of the
signal power to the total noise power by taking the Fourier spectrum of the reconstructed output
of the ADC when a sinusoidal input of a fixed frequency is applied to the ADC. SER is a ratio
of amplitudes - full-scale signal amplitude divided by rms error amplitude. SNR is thus the
square of the SER.
The effective bit accuracy is also referred to as the Effective Number Of Bits (ENOB) and can
be expressed as
ENOE =
SERdB - 1.76
6.02
(34)
The 1.76dB corresponds to the error level of q//12 and to express ENOB in bits it is divided by
the figure of 6.02.
Again utilizing the Fourier spectrum of the reconstructed output, the Spur-Free Dynamic Range
(SFDR) is another figure of merit. It is given by the ratio of the signal amplitude to the highest
spurious signal within the relevant frequency band. It can be expressed in decibels or in bits by
dividing the SFDR (in dB) by 6.02.
Signal-to-Error Ratio (SERISNR), Effective Number of Bits (ENOB), Dynamic Range (DR)
and Spur-Free Dynamic Range (SFDR) are all figures of merit to help to quantify the
performance of an ADC and to be able to compare it with other ADCs.
2.6.3 The Superconducting Flash ADC
There are two architectures for the superconductive flash ADC, namely the periodic-threshold
type and the fully parallel type. Fig. 2.16 shows, in block diagram form, the differences between
the two architectures.
The periodic-flash ADC in Fig. 2.16 (a) requires only N comparators for an ADC with a
resolution ofN bits. The analog input signal is applied to a resistive divide-by-two ladder where
the LSB receives the largest share of the analog signal current. The next bit conducts half as
much current as the previous bit, while the MSB conducts the smallest fraction of the current.
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Fig.2.16 Flash ADC architectures: a) Periodic-threshold, b) Fully parallel.
Periodic-threshold ADC comparators are usually arranged with a de offset among the stages.
This offset ensures that only one comparator will change state when the analog input signal to
the comparator crosses the quantization boundary for that specific comparator. This
characteristic produces a Gray-code output from the comparators. The Gray-code has the
advantage that a l-bit error in even the most significant bit comparator will only cause a l-level
error in the output of the ADC. The Gray-code can then be converted into a binary code for
further processing.
The full-parallel flash ADC in Fig. 2.16 (b), however, requires 2N_I comparators to form an N
bit ADC. The input analog signal is simultaneously applied to the 2N-1 comparators with
linearly graded thresholds to sample it and to convert it to one of the possible digital outputs. The
output of the quantizer is in Thermometer-code and again needs to be converted to binary for
further processing.
Although fast conversion rates can be achieved with a fully parallel ADC, the larger number of
comparators required, results in a relatively large and complex circuit and requires a very large
area, hardware and power consumption.
2.6.4 The Quasi-One-Junction SQUID and the Flash ADC
Zappe [31] first proposed that the intrinsic periodicity due to flux quantization in two or three
junction SQUIDs can be utilized to design ADCs. It has since been exploited by many
researchers [28, 29] in several designs of flash ADCs. Fang [7] and Luong [8] designed a fully
parallel flash ADC using hysteretic one-junction SQUIDs and 2N-1 comparator circuits in a
conventional architecture.
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Although all the simulations and experiments show that these devices can operate at a very high
sampling rate Is , the analog signal bandwidth were far below the 1/2 is limit imposed by the
Nyquist sampling theorem. Most of these designs were limited in speed by dynamic distortions
of the SQUID threshold curve shown by Kautz [30].
Ko [32,15] proposed the use of a low-inductance non-hysteretic ({JL <1) OlS for his comparator
circuit. This circuit relies on the periodic transfer function IJ (la) of the low-inductance
non-hysteretic OlS for its operation. The flux applied to the SQUID is given by tPa=LIa. For
values of {JL < 1 the transfer function IJ (la) is single valued. The continuous transition of IJ in
the OlS eliminates the hysteresis problems and abrupt transitions experience with hysteretic OlS,
two-junction and three junction SQUIDs, resulting in much less dynamic distortion. The
operating principle and the transfer function for the OlS has already been discussed in
Section 2.2. Fig. 2.17 shows the use of the OlS for a periodic comparator.
L o
0)
Fig.2.17
-IOL-___..Jo.L_~_....l.L~_---.l..'--~_..l.L...__j
-2 -1 0 2
¢lo / ¢lo
b)
a) Equivalent circuit of a OJS. b) The use of a
non-hysteretic OJS transfer function for a
periodic-threshold comparator.
The junction response time is approximately the lower limited of the comparator aperture time
tap,given by (30). Eliminating the hysteresis problem, it may be possible to achieve a frequency
response close to the limit set by the junction response time. Ko showed through simulations that
a response time of approximately 1 ps can be achieved in a sampler using high critical current
density junctions with capacitance-to-critical-current ratio of elle =0.5 pF/rnA (Je""10 kNcm2
for Nb-AI-AI203-Nb junctions) which translates to sampling rates of 20 GHz and an analog
signal bandwidth of at least 10 GHz. Wolf [33] et al also reported a 2.1 ps sampler.
The complete comparator circuit proposed by Ko is given in Fig. 2.18. It consists of a QOlS, a
pulse generator and a clock circuit that provides a reference current input. Again the operation
of the QOlS is described earlier in Section 2.3.
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Pulse trigger
Ir
lp
lo Output
IL
Is RL
Flg.2.18 The complete OJS comparator
proposed by Ko.
In the circuit above, the quantizing current IJ, a fixed bias or reference current Ir and a very short
pulse lp are summed at the sampling junction. This junction acts as a threshold and should the
sum of the currents exceed the critical current Is of the sampling junction at any time, the
sampling junction switches and remains switched. The reference current is adjusted so that the
sampling junction has a 50% probability of switching when the pulse from the pulse generator
is applied in the absence of an analog input signal. In the event of IJ being positive as a result
of the applied analog input la' at the time the pulse is applied, the sampling junction will switch
to the voltage state and generate an output current through the load resistor RL. Alternatively,
if IJ is negative, the sampling junction will not switch and remain in the zero-voltage state.
This circuit by Ko also has the added advantage of allowing the construction of an N-bit ADC
with only N comparators with several advantages over the full-parallel ADCs. This analog-to-
digital conversion is inherently a linear conversion and in addition the complexity and power
dissipation is reduced as well as the required analog input signal level.
Bradley [17, 18] improved on the work of Ko and pointed out three areas of importance. First,
special care must be taken during the layout of the comparator to minimize the parasitic
inductance of the superconducting loop formed by the OJS and the sampling junction. Secondly,
to obtain high sensitivity and limit power consumption in the input resistive divider ladder
network, a large L is required. Thirdly, to obtain a fast comparator that is less susceptible to
noise, the smallest possible junction with the highest possible current density is required.
To solve this problem of small LIJ, large L, large IJ , Bradley proposed a high bandwidth, high
current gain transformer to couple the input signal to the comparator. This allows for keeping
the input signal level low while simultaneously keeping the non-parasitic part of the QJS
inductance small. This transformer is required to provide good coupling from DC to many GHz.
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Fig. 2.19 shows the incorporation of the transformer into the ADC.
R1 R1
Clock
Fig.2.19 Block diagram of the ADC with the analog input coupled through a
high bandwidth transformer.
• Summary
This Chapter provided a detailed theoretical and conceptual foundation of the basic building
blocks of superconductive electronic circuits to be utilized in the design of the superconductive
ADC. These building blocks include the Josephson junction, OJS, 2JS and the QOJS.
The COSL family of gates, consisting of some of the above mentioned building blocks, were
discussed and how the different configurations perform the different logic functions.
The analog-to-digital conversion process was discussed and the standard figures of merit to
quantify the performance of an ADC, were given. These figures of merit include SER(SNR),
ENOB, DR and SFDR.
The periodic flash ADC was discussed in greater depth. It is shown how a divide-by-two (R/2R)
resistive ladder network and the QOJS comparator were incorporated in a flash ADC. It is also
important to note that the output of such an ADC is in Gray Code and that it needs to be
converted to binary for further processing.
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• Summary
• Introduction
Following the literature study, this Chapter will set the goals for the design of a superconductive
comparator and how to ultimately achieve them. All the relevant information was gathered to
ascertain the current state of ADCs and where there is room for improvement. It also deals with
the decisions made on how to proceed with the dissertation and the reasons why they were taken.
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3.1 Design Philosophy
3.1.1 Goal
The main objective of this dissertation is to design a superconducting comparator that can be
used in an analog-to-digital converter with multi-GHz input bandwidth and with the highest
possible resolution. A goal of at least a4-bit ADC with a minimum of 5 GHz input bandwidth
should be obtained for the new design.
The complexity of the comparator and ADC should be kept as simple as possible. It should also
be easy to integrate the comparator and ADC with the COSL logic architecture and technologies
for further processing of the high speed data output.
3.1.2 Summary from the Literature
Firstly, the literature clearly shows that the latest research done by Bradley and Kaplan, based
on the idea proposed by Ko, yielded the best results in the field of wideband ADCs. The
following summarizes the advantages of the QOJS comparator and ADCs constructed with
QOJSs:
1. Utilizing a OJS eliminates dynamic threshold curve distortions during flux state
transitions generated in 2 and 3 junction SQUID comparators.
2. The QOJS comparator circuit is relatively simple.
3. Comparator allows to construct an N-bit converter with only N comparators.
4. The design is tolerant of large critical current variations.
5. This ADC architecture generates a Gray code output due to the periodic transfer function
of the QOS of the comparators.
6. Demonstrated wideband operation of comparators [19,20] in beat-frequency tests up to
30 GHz.
7. Demonstrated high speed ADC operation: 3-bit @ 8 GHz sine wave, 4-bit @ 4 GHz sine
wave and 5-bit @ 2 GHz and up to 6 bits @ 10 GHz utilizing interleaving and look-back
error correction techniques.
Secondly, the COSL-farnily of logic gates introduced by Perold et al [6], provides a means of
processing digital data at clock speeds greater than 18GHz (limited to 18 GHz by available test
equipment).
3.1.3 Strategy for this Dissertation
The work by Bradley and Kaplan is the most relevant to our goal and was therefore studied in
detail and served as a starting point for our own research and new design.
Since the output data rate of a high speed ADC will be very high, COSL gates was chosen as the
architecture to be utilized in the processing of the output signal from our ADC. A Gray-to- Binary
Converter is also required to convert the Gray code output from the comparator to Binary code
for further processing.
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It is thus required from the new design that the output of the comparators be of a switching logic
nature to be eOSL compatible.
3.1.4 Different Attempts in Designing a High Speed Analog-to-Digital Converter
In the quest to design a comparator many circuits and designs and combination of circuits were
studied and simulated. These include hysteretic OJS, 2JSs and OJS inductively coupled to 2JSs,
similar to that of Fang [7]. All these circuits and ideas did not exhibit the desired characteristics.
The QOJS comparator by Bradley [17, 18] shown in Fig. 3.1 was then analysed. Referring to
Section 2.3 and Section 2.6.4, the parameter that is of interest in this design, is the current
through the small junction of the QOJS. This current, as discussed in the relevant Sections
mentioned above, is periodic in the applied input signal with a period given by
Input
signal
cl>o
PeriodOJS = [A/cycle].L
(35)
Flux
bios
Sampler
bios
Pulser
trigger
Sampler output
50
1pH 2mA 2pH 1mA
TRANSFORMER QUASI-ONE JUNCTION SQUID PULSER
Fig.3.1 The QOJS comparator by Bradley [18].
This current is not of a voltage state switching logic nature. To obtain a switching logic output,
many circuits were investigated. Some examples are coupling the QOJS with a hysteretic SQUID
to "square" the periodic output from the QOJS. The inductor of the hysteretic SQUID would
then also be the inductor to couple to the read-out Section of a eOSL gate in order to sample the
output of the QOJS and convert it to a switching logic output. This approach was not successful
due to impractical component values that were required and which would be difficult to
manufacture.
3.2 A new and novel idea for a superconducting comparator
Itwas initially taken for granted that a symmetrical inductively coupled eOSL read-out stage
must be used as a read-out for the OJS. After studying the article by Fujimaki et al [36] on
MVTL gates, the method of direct current injection into a 2JS was investigated. Two additional
bias currents namely a DC bias and a clocked bias, similar to that ofthe eOSL read-out system,
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were introduced to this 2JS. A pulser circuit producing a very narrow pulse was also added to
the read-out system to interrogate or sample the periodic, directly injected current from the OJS.
The novelty in the design, can be described in one of two ways. In the first, the novelty lies in
that the QOJS and the 2JS read-out Section of COSL-type of architecture could be merged and
integrated in a very simple circuit to form the comparator. It can be viewed that one of the
Josephson junctions of the 2JS also serves as the sampling junction of the QOJS and that this
junction is shared by the QOJS and the 2JS.
Alternatively, it can also be looked at from the point that the current through the series junction
of the non-hysteretic DJS is injected into and sampled by the non-symetrical 2JS. The second
description will be adopted for further discussion. This design will be referred to as the switching
logic comparator (SLC).
Fig. 3.2 shows the concept of the novel design of this superconductive comparator with all the
sub-circuits clearly marked.
Pulse generator
................ oe bics .
Clock shoper
Oë ëiëëi<
QOJS Comparator 2JS Read-out
Fig. 3.2 New novel superconductive Switching Logic Comparator (SLC).
The read-out or sampler circuit consists of a 2JS, a clock shaper, a pulse generator or pulser and
a DC bias circuit. The pulser provides a very narrow pulse to define the sampling instant and to
comply with the requirements for the short aperture time, tap' while the clock shaper acts as a
clocked bias.
This concept behind the design and its operation can be graphically illustrated through Fig. 3.3.
The sinusoidal signal represents the current through the series junction of the OJS that is directly
injected into the 2JS and the pulsed signal, the output of the comparator. Thresholds in the
comparator are set such that it would give a pulsed output only for positive values of the current
through the series junction. Alternatively it can be seen as detecting the polarity of the current
from the OJS.
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Current through juntion of QOJS
Fig. 3.3 Switching logic concept for the new comparator.
The analog input signal, with reference to Fig. 3.2, is applied to the OJS through RI' The periodic
current through the junction, Jl' generated as result of the applied analog input signal, is directly
injected into an 2JS and sampled by the 2JS.
The threshold of the 2JS is set by the total of the sum of the currents from the pulser, clock
shaper and the De bias. The current through the series junction of the OJS, injected into the 2JS
now adds to the sum of the above mentioned currents. The threshold is set to such a level that
the 2JS would switch to the voltage state for positive values ( see Fig. 2.17) of the periodic
signal injected from the QOJS, at the instance when the narrow pulse from the pulser arrives, but
not for negative values. Fig. 3.4 illustrates how the threshold is set by the sum of the De bias,
the clock shaper and the pulser.
The output from the 2JS is finally buffered by a eOSL OR gate to deliver clean eOSL pulses
for further signal processing of the comparator output.
Cl>
Olo-(5
>
..... Comparator threshold
Pulse from Pulser
Clock Shoper output
......... DC bios
time
Fig. 3.4 Setup of the threshold for the SL-Comparator for no
input signal
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3.3 Design of the Switching-Logic Comparator
It was mentioned earlier that the initial goal is to design a4-bit ADC with a sampling rate of
20 Giga-samples per second with a minimum of 5 GHz input bandwidth. However, the aim was
to obtain the highest possible input bandwidth. The 2.5 kA process was adopted for all
Josephson junctions. The following Section describes the basic design of the SL-Comparator.
3.3.1 Pulse Generator
The relationship between the analog input bandwidth and the aperture time, tap' is defined by
(30). This equation states that the higher the required input bandwidth, the smaller the time, tap'
in which the sampling of the analog signal has to take place. Table 3.1 provides the aperture
times required for analog-to-digital conversion with respect to input bandwidth and bits of
resolution. It is clear from the Table 3.1 that the required aperture time becomes very small as
the resolution and input bandwidth increases.
Table 3.1 Required aperture times for ADCs in terms of input bandwidth
and resolution
Resolution in bits . Input bandwidth in GHz
5 10 15
4 3.9 ps 1.9 ps 1.33 ps
5 1.99 ps 0.99 ps 0.66 ps
6 0.99 ps 0.497 ps 0.33 ps
7 0.497 ps 0.249 ps 0.166 ps
8 0.249 ps 0.12 ps 0.083 ps
To realize these small aperture requisites for a wide analog input bandwidth, a very narrow pulse
is required. A OJS with fiL > 1 is ideal for this application. The transition from zero to one flux
quantum and from one to zero flux quantum, cause a positive and a negative voltage pulse
respectively across the OJS. The width of the voltage pulse is typically a few picoseconds and
can be utilized in small aperture sampling.
DC bios5mV
Clock
input
1.4
Fig. 3.5 Designed pulse generator with component values.
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Fig. 3.5 shows the circuit for a OJS pulser and Fig. 3.6 illustrates how a sinusoidal clock,
together with a DC bias are used to drive the OJS from zero to one flux quantum state and from
one to zero flux quantum, resulting in the positive and a negative voltage pulses. This circuit has
been analysed in detail by Fang [7].
Hysteretic -+-"
.BL> 1
Fig. 3.6 Bias and excitation inputs to the OJS to illustrate the operation of the pulser.
The WRSpice junction model for a 11with a critical current of 400 IlA (2.5 ká/cm'), chosen for
the 11 of the OJS, is given as follows:
* Nb 2500 A1cm2 area = 40 square microns
.model jj2 jj(rtype =1, cctet, icon =10m, vg =2.8m, delv =0.08m, Icrit =1m, rO=30,rn =1.64706,
cap =1.54894p)
The capacitance for a 400 IlA junction can be calculated as C=0.69l576 pF. Further, it was
assumed that ~=l for critical damping and p=2n. Using equations (9) to (22) in Section 2.2 the
values for the following parameters were calculated:
SpR
505.l1lA
-lOS. lilA
110.2 IlA
422.9 IlA
289.8 IlA
Referring to Fig. 3.6, [bias is placed approximately halfway between [min and [th at a value of
approximately 200 1lA. A bias current of 250 IlA was chosen giving Rbias a value of 20 n for a
DC bias voltage source of 5 mV. The sinusoidal excitation is derived from the clock with a peak
amplitude of 10 mV. The amplitude peak and minimum of the excitation are required to be larger
than [th and smaller than [min respectively. A current of 200 IlA above the threshold current [th of
the OJS was chosen and set a requirement for a peak excitation current of 450 IlA giving a series
resister of22.2 n.This current amplitude is also sufficient to ensure that the negative peak of the
excitation forces the OJS to make the transition back from the one to the zero flux quantum state.
It can also seen from Fig. 3.6 that changing the bias would cause the positive pulse to shift in
time, depending when the OJS threshold is exceeded. The negative pulse would also shift in
position with respect to the positive pulse. Only when the bias is exactly between the O-to-l and
the l-to-O transitions, will the spacing between the positive and negative pulse be equal. For our
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application the position in time of the negative pulse is of no importance and does not effect the
operation of our design.
The rise time, trise' for a critically damped OJS (~=1 ) can be deduced from (17) to 3.5/wn where
Wn is the oscillation frequency. With £=5 pH and C=O.619 pF, trise is calculated as 6.16 ps. The
pulse width tpw can now be approximated as 3 ps, one half of trise' and the maximum pulse
voltage approximated by (22) as 521.3 1..1.V. The value of the damping resistor is calculated to be
1.4 Q for critical damping conditions using (18).
It is revealed from equations (9) to (22) in Section 2 .3 that the pulse amplitude is dependant on
the critical current chosen for the pulser while smaller pulse widths can only be achieve by
utilizing junctions with higher critical currents and smaller Land C values.
The designed component values are reflected in Fig. 3.5. Fig. 3.7 shows the WRSpice simulation
of the voltage pulse generated by the pulser for the above circuit.
0.8
0.6
0.4
'> 0.2
Ev
0Ol
.8
0
> -0.2
-0.4
-0.6
-0.8
.. ~~ ~r-
V 50 V tin ej ps]
Fig.3.7 WRSpice simulated voltage pulse of the designed pulser
3.3.2 The Clock Shaper
The clock shaper consists of a resistively damped Josephson junction. It is driven by the clock
and when the current from the clock exceeds the critical current of the junction, the junction
switches to the voltage state with a very sharp rising edge and clamps the voltage across the
junction to the gap voltage of2.8 mV. The advantage of the clock shaper is that it minimizes the
sensitivity of the comparator circuit to variations in the clock amplitude by supplying a constant
bias reference. The clock shaper was also implemented by Luong [8] and Perold et al [6]
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The circuit for the clock shaper is given in Fig. 3.8
Clock input
Shaped
Output
R2
4
Fig. 3.8 Circuit for the clock shaper indicating the input
sinusoidal excitations and the clamped output.
Vg =2.8mV
Fig. 3.9 Graphical representation of the loadline technique indicating i-v
characteristics of the Josephson Junction, the intersections of the
loadline and the gap voltage and subgap resistance for a
2.5 kAlcm2 Josephson junction.
The load line technique illustrated in Fig. 3.9 was used to design the clock shaper. The clock
shaper can be designed so that, when the junction switches to the resistive state, it switches to
the gap voltage. In the sub-gap region the current through the junction is given by
(36)
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The load line is represented by
We start the design and choose a Josephson junction with a critical current of 600 I-LA. For the
correct operation of the clock shaper the current expressed by VeeIR 1 needs to be greater than the
critical current of the junction. IfR, is chosen as 5 n, the current is 2 rnA, approximately 3 times
the critical current.
Further the load line needs to intersect the i-v curve where Vo = 2.8 rnA, the gap voltage. If the
load line intersects at the point where the sub-gap region reaches the sub-gap voltage, the
minimum value for R2 can be calculated as 2.08 n using (36) and (37) substituting Vo =2.8 mV
and Rl= 5 n. The intersection of the load line with the Vo axis is calculated with R2=2 n at
2.8 mV. The first simulation was done with R2 = 2.5 n.1t is clear from Fig. 3.10, the WRSpice
simulation of the clock shaper output for R2 equal to 2.5 nand 4 n, that the clamping effect is
not fully achieved for R2=2.5 n. The value for R2 was adjusted and 4 n yielded the best results.
Fig. 3.10 shows how the clock input signal is clamped to 2.8 mV for R2=4 n.
4.----------------------------------------,
3 .............vg =2.8mV
-1
2
-2
-3
-4L---------------------------------------~
Fig.3.10 WRSpice simulation of clock shaper output for R2 equal to 2.50 and 40.
3.3.3 The One-Junction SQUID Comparator
The OJS was first studied, particularly the OJS used by Bradley [17]. In this design a OJS with
L=0.35 pH, Ir 0.3 rnA and a damping resistor of 1 n were used. We considered a OJS with
three different critical currents. Table 3.2 tabulates the values calculated for Pu C and Rdamp for
and OJS with a loop inductance of 0.35 pH.
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ITable3.2 ComE!0nent values for OJS with different critical currents I
lc[mA] BL L[pH] C [pF] Rclomp [0]
0.4 0.425 0.35 0.619 0.38
0.3 0.319 0.35 0.465 0.43
0.2 0.212 0.35 0.31 0.53
0.1 0.106 0.35 0.154 0.75
The OJS was simulated with a linear ramp input for values of critical currents of 0.4 mA, 0.3 mA
and 0.1 mA. The results of the simulation are shown in Fig. 3.11. The waveform of the current
of the OJS with the junction with the higher critical current, exhibits a "skewness." The
waveform is slanted to the right for an increasing input current and to the left for a decreasing
input current while the waveform for the DJS with the 0.1 mA junction is approximately
sinusoidal for all practical purposes. The OJS with the smaller JJ, exhibiting the sinusoidal
current through the junction, was considered for our design.
0.5.-- --.
,.....,
-c
E
(/)....,
0
~ 0.1
0
....,
0....,
.s::
g' -0.1e
:5
-0.5,L- ~
Fig.3.11 Simulation of the current through the JJ of a OJS for
different values of junction critical currents: 0.4 rnA, 0.3 rnA
and 0.1 rnA.
The designed OJS for the comparator is shown in Fig. 3.12.
O.35pH 100,uA
Flg.3.12 OJS Comparator with designed
component values.
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3.3.4 The Two-Junction SQUID Read-Out System
The read-out system for the OJS is designed around the direct-injected non-symmetrical 2JS of
Fujimaki [43], discussed in Section 2.4. For direct injection only, there is no magnetic coupling
to the 2JS and the mutual inductance M = O.
The first design consideration was the sampling junction of the OJS. Bradley [17, 18] used a
junction with a fairly large critical current in his design for reasons explained in Section 2.3. For
this reason. the sampling junction was also chosen to be large and of the value that was used by
Bradley. Fujimaki [43] also showed that for A=l for the non-symmetrical 2JS and a ratio of
q/p=3, yielded the maximum operating margin for the non-symmetrical 2JS.
To combine the OJS and the 2JS, several values for the maximum bias current, 1m, was
considered. This translates into different values for the sampling junction (junction shared by
DJS and 2JS) in the context ofthe 2JS. It was found that for larger values of Imax the effect on the
skewness of the OJS was the least. Fig. 3.13 shows the current through the quantizing junction
of the OJS for different values of 1m with no bias applied to the 2JS. It can be seen that the
negative slope for the smaller value of lmax (0.5 rnA) is much steeper than that for lmax = 2 rnA.
Flg.3.13
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The current through the quantizing junction of the OJS for different values of 'max of the 2JS.
To minimize the skewness of the current through the 11 of the QOJS, it was decided to use a
maximum bias current of 2 rnA. lmax is limited to this value as the inductor values become to
small to be practically realized for the non-symmetrical 2JS. The first junction is chosen as
1.5 rnA and to comply with the condition p+q=I for a non-symmetricaI2JS, the second junction
to needs be 500 j.LA. For a maximum bias current 1m = 2 rnA, the inductance for the 2JS is
calculated as L = 1.034 pH and pL =0.775 pH and qL= 0.258 pH by using (29) for the normalized
inductance. It can be seen that 0.258 pH is already a very small inductor.
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3.3.5 Integration of the complete comparator
Finally the pulser, the clock shaper, the DC bias and the 2JS have to be integrated to complete
the read-out circuit of the comparator. The outputs from the pulser and the clock shaper and the
DC bias all contribute to the bias of the 2JS or alternatively, it sets the threshold of the 2JS. The
contribution of each towards the threshold was chosen to be in the following ratios: 50% from
the DC bias, 20% from the clock shaper and 30% from the pulser.
The threshold curve for the 2JS was acquired using the circuit shown in Fig. 3.14 with the
component values calculated in the previous Section.
19
Input
O.258pH O.775pH
1.5mA
Fig.3.14 Circuit for determining the
threshold curve for the 2JS
The threshold curve was determined by observing when the 2JS crosses the threshold while
linearly sweeping the gate current 19 for different values of current directly injected into the 2JS
loop. As expected, this would be approximately equal to 2 rnA for zero current injected, equal
to the lmax of the 2JS. Any additional current added from the pulser, clock shaper or DC bias
would lower the threshold for the 2JS. Fig. 3.15 shows the linear threshold of the directly
injected 2JS in the operating region ± 100 !-LAinput.
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Fig.3.15
Directly injected current [mA]
The linear threshold curve for the 2JS
1.5
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The currents from the pulser, clock shaper and DC bias, and subsequently the values of the
feeding resistor, can now be determined for their contribution ratios to the threshold:
DC bias:
Clock shaper
Pulser
50% contribution of 2 rnA ~ 1 rnA
20% contribution of 2 rnA ~0.4 rnA
30% contribution of 2 rnA ~0.6 rnA
The DC bias is provided from a 5 mV source giving a feeding resistor of 5 mV/1 rnA = 5 Q. The
current from the clock shaper is derived from the 2.8 mV gap voltage and the feeding resistor
is calculated as 2.8 mV/0.4 rnA = 7 Q. The feeding resistor from the pulser was calculated using
the estimated pulse voltage of 521.3 IlV divided by the required current of 0.6 rnA. This gives
a feeding resistor of 0.86 Q for the pulser.
In the implementation of the pulser and the feeding resistor by Fang [7], the feeding resistor also
served as the damping resistor. This approach was also followed in this design. The complete
circuit for 2JS read-out system is shown in Fig.3.16.
Pulse generator
DC bios~ Sm\!' ~
. .
Clock shoper
2JS de bios Clock
5mV ~ ..... iÓmii 20GHz ..... ~
1 ••••••••••••••••••••••••••••••••••••••• I
Input from
OOJS
5
L ••••••••••••••••••••• j
5
2JS of read-out system
Fig.3.16 Designed 2JS circuit with component values.
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3.3.6 The COSL OR-gate Buffer Stage
The output of the SL-Comparator (SLC) is fed to the COSL OR-gate which buffers the output
from the comparator and restores the pulses to full COSL pulses. The COSL OR-gate designed
by Perold et al [6] was used without any modifications, except for the DC bias that was changed
to adapt it for 20 GHz operation.
3.3.7 WRSpice Simulation of the Complete SL-Comparator
The complete SLC was implemented and simulated in WRSpice to verify the operation of the
design. Itwas necessary to vary the component values around the calculated value to obtain a
fully functional comparator.
The requirement for a correct functional comparator is that al: 1 ratio must be obtained for the
ratio of logic "1" pulses to logic "0" pulses at the output of the comparator for a linearly
increasing analog signal. This is achieved by adjusting the amount of bias from each of the clock
shaper, the pulser and the DC bias.
Component values were adjusted within WRSpice to obtain the above requirement. These new
values for the components for the complete operational SLC are shown in Fig. 3.17. The COSL
OR-gate buffer is not shown. It was necessary to lower the coupling resistor between the
comparator and the OR-gate to 2.3 Q to provide sufficient driving current to the COSL gate.
Pulse generator Clock shaper
DC bios 2JS de bios Clock
, 5mY. , 5mV ~.. ',Ó';';V' :iÓGH~"" ~
...................................· .· .· .· .· .
Analog: input O.lmA
OJS of Quantizer
......... ':ijS' 'Of 'reocj'''':ou't'·system·······
Fig.3.17 Complete circuit for the operational SLC showing the new component values
obtained by WRSpice simulation for a functional circuit.
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Fig. 3.18 shows the output from the simulated SL comparator for a linear increasing analog input
signal. From (35) the periodicity in the input for a DJS can be calculated in Ncycle. Every cycle
correspond to 4 quantization levels of an ADC. A4-bit ADC with 16 quantization levels thus
requires 4 cycles which again translates to an input current of 4 times the current per cycle. The
LSB will receive the full input current, the next bit 50% of the full input, the third bit 25% of the
full input and the MSB 12.5% of the full input. These ratios are obtained by the R/2R ladder
network which again requires twice the full input current at its input to divide the input current
into the correct ratios. For a 0.35 pH inductor the periodicity is 5 mNcycle, requiring 23.6 rnA
for a4-bit ADC and 47.2 rnA at the input of the R/2R resistor network.
50mA
I
I
I
I
Sampling
pulse I
I
I I I I
Analog
input
Output from
COSLOR-
gate
buffer Seale'-1mYto 15mW
0.0 1.0
Time [ns)
WRSpice simulation of the SLComparator showing the analog input signal, the
sampling pulses, the current through the JJ of the OJS, the output pulses from
the 2JS and the COSL buffered output pulses. The number of "1" output pulses
and "0" pulses have a 1:1 ratio.
2.0
Fig.3.18
The sample pulses indicate the instances in time when the periodic current through the JJ of the
DJS, generated as a result of the input signal, are sampled. The sharp pulses from the 2JS and
the buffered CDSL pulses are also shown.
Finally, the output of the comparator shows the 1:1 ratio between the logic "0" pulses and the
logic "I" pulses for a linearly increasing analog input signal.
3.3.8 Phase Shift in the Current through the JJ of the OJS of the Comparator
A delay was observed from the time that the current through the JJ of the DJS, injected in the
2JS, is positive, until the comparator actual begins to switch for a positive value of the current
injected. Itwas expected that the 2JS would begin switching as soon as the current injected into
the 2JS becomes positive. This effect can be seen from the simulation results in Fig. 3.18.
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This delay was due to a phase shift in the current through the JJ of the OJS. The same circuit in
Fig. 3.17 was again simulated, but with the current contribution from the pulser and the clock
shaper towards the total bias, disabled. Fig. 3.19 shows the current through the JJ for different
slew rates of linear increasing analog inputs. In all the cases the currents are still symmetrical
around zero but start at an initial current value of approximately -50 u.A. This translates to a
phase shift in the current through the JJ which in tum causes the delay in commencement of the
sampling. This phase shift is caused by the DC bias from the 2JS, flowing back through the JJ
into the OJS. This delay or phase shift, however, does not effect the operation of the comparator.
The DC bias can still be adjusted to obtain 1:1 ratio for the output logic pulses for a full scale
input.
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Fig.3.19 The current through the series JJ of the OJS of the comparator for different slew
rates of the analog input linear ramp.
3.3.9 Pulser Rise Time versus Pulse Width
A major advantage of the SLC design is that the aperture time is determined by the rise time of
the sampling pulse and not the pulse width
When the input causes the threshold of the 2JS read-out system to be exceeded, it immediately
causes the 2JS to switch to the voltage state and will produce a voltage pulse. This threshold will
always be exceeded for the first time on the rising edge of the sampling pulse and will result in
the switching of the 2JS. Once the 2JS has commenced switching, changes in the sampling pulse
and consequently also the pulse width, is of no importance.
Previously it was shown how the threshold for the SLC was set up at zero and that any positive
value of the current injected into the 2JS would cause the threshold to be exceeded. This
additional current added to that of the pulser, clock shaper and DC bias, is set by the critical
current ofthe JJ of the OJS and is equal to 100 flA for our design. Effectively, this means that
at the maximum of the current injected into the 2JS, the sampling pulse would exceed the
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threshold by 100 !-LA and for zero input, the peak of the sampling pulse would be at the threshold
level. Thus, the portion of the sampling pulse that effects the instant at which sampling takes
place is from the peak and 100 !-LA down from the peak and can thus be assumed as the aperture
time for the SLC. This concept is graphically presented in Fig. 3.20 and is measure by utilizing
the WRSpice simulation to be approximately 0.6 ps.
O.6ps
Maximum current through
the JJ of the OJS
Fig.3.20 Aperture time determination for the SLC.
This small aperture time has important implications for the performance of the SLC and the
switching-logic ADC (SLADC). The smaller the aperture time, the higher the input bandwidth
that can be achieved. Predictions are given in the conclusions.
For a small injected current only the tip of the sampling pulse would break through the threshold
level. However, for the maximum of the injected current, the pulse will exceed the threshold as
soon as the pulse rises through the point, 0.1 rnA from the peak of the pulse. This can cause a
uncertainty of 0.6 ps in the time when the input was sampled.
• Summary
The concept and design of a novel superconductive comparator design was presented in this
Chapter. The detailed design of all the sub-circuits of the comparator is discussed. These sub-
circuits include the pulser, the clock shaper, the OJS, the 2JS and the COSL OR-gate buffer
stage.
The sub-circuits are finally integrated to construct a SLC. The SLC was simulated in WRSpice
to confirm its operation. A phase delay in the sampling response of the 2JS and its effects are
discussed. It is also shown that the aperture time for the SLC in not dependent on the width of
the sampling pulse but on the rise time of the pulse.
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WRSpice Yield Predictions and
Simulations
• Introduction
4.1 Monte Carlo Analysis
4.2 Circuit Trimming Facilities
4.3 Implementationof the MonteCarlo Process and Trimming facilities
in WRSpice
4.4 Implementation of Fail/Pass Test Procedure in WRSpice
4.5 Optimization of the SL-Comparator Circuit
4.6 WRSpice Predicted Yield of the SL-Comparator
4.7 Simulation of the Optimized SL-Comparator
• Summary
• Introduction
The predicted reliability of the SLC is verified by a Monte Carlo yield prediction process. This
process incorporates the tolerances in the manufacturing process. The Monte Carlo process was
also further utilized to optimize the SLC for maximum yield. This complete process was
implemented in a WRSpice simulation.
At the onset of this dissertation, JSPICE [40] was the only simulation software package available
to perform super conductive circuit simulations. Most of the original research and circuit
simulations were done utilizing JSPICE.
Circuit simulations became much easier when WRSpice were made available for use by our
engineering department. This simulation software is very user friendly, faster and extremely
powerful. The new scripting option to control simulations was used extensively for the purpose
of this dissertation.
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4.1 The Monte Carlo Analysis
Conventionally, the reliability of circuits is predicted by margin analysis. During a margin
analysis, the circuit functionality is observed while one or two parameter values are changed in
two consecutive simulation runs. This method gives an indication of the sensitivity of the circuit
to changes in the parameter values. This method, therefore, has the drawback that it does not take
into account that, varying multiple parameters simultaneously, could have a possible effect on
the reliability of the circuit.
The Monte Carlo process overcomes this shortfall by simultaneously varying all the parameter
values statistically around their nominal values. The quality of the fabrication process dictates
the parameter tolerances. Two spreads in values of parameters for the fabrication process are
identified. The spreads are normally larger from wafer-to-wafer than on the same wafer. To
incorporate this into our simulation, the following parameter value definitions were made:
1. Nominal parameter values
2. Global parameter variations (chip-to-chip) of Guassian distribution
3. Local parameter variations (on-chip) of Guassian distribution
WRSpice was utilized to implement the Monte Carlo process to predict the yield of the SLC,
taking both global and local parameter spreads of resistors and inductors into account. Global
changes in the critical current were ascribed to variations in the critical current density and local
variations to changes in the areas of the Josephson junctions. Spreads of resistance and
capacitance of Josephson junctions were defined by the change in the critical currents.
Spence [37] showed that the true statistical yield y of a circuit lies within the interval defined by
the observed yield y /and the confidence interval L as
y= y'± L (38)
The confidence interval is given by
L=k~yl(l~yl) (39)
where N is the number of Monte Carlo cycles and k a constant depending on the required
confidence level of the prediction. Values for k vary from 2 to 2.6 for confidence levels of 95%
and 99% respectively. It can be seen that a high confidence level leads to a larger confidence
interval, which, in turn, can only be lowered by increasing N, the number of Monte Carlo cycles.
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4.2 Circuit Trimming Facilities
In most Josephson logic circuits it is possible to adjust a non-functional circuit to become
functional by trimming the voltage levels of either the DC bias or the clocks. This facility
compensates for global parameter variations. This technique was also implemented successfully
to trim a non-functional SLC to functional SLC.
Trimming of the DC bias was implemented for both the pulser and the 2JS of the read-out system
of the comparator. In practice, this can easily be achieved by only increasing or decreasing the
DC bias current to the Pulser and the 2JS.
Similar to the CDSL gates, the 2JS of SLC is also biased by clock-shaping circuits that clamp
the clock signals to the gap voltage and it is therefore not possible to apply trimming to the clock
amplitudes. Trimming for the 2JS can thus only be accomplished through small adjustments to
the DC bias.
To be able to perform reliable yield predictions by means of WRSpice simulations, it is
necessary to included the process of trimming a non-functional circuit in the Monte Carlo
simulations.
In the case of the Pulser, the ratio of the total bias current to the threshold current of the
Josephson junction of the Pulser was considered. This ratio is compared for every set of global
variations or chip-to-chip variations in parameter values, to the ratio for the circuit with nominal
parameter values. The trim voltage is set to make the ratio for the circuit with global variations
on its parameter values the same as it would be with nominal parameter values and no trim
voltage applied. in Chapter 2 are used to calculate The threshold current, [lh' is calculated using
(9) and (lO), while the total bias current, [bias, is given by VbialRbias'
Trimming for the 2JS is slightly more complex. Here we consider the ratio of the sum of the total
bias current and critical current of the Josepson junction of the DJS, to the sum of the critical
currents of the two Josehpson junctions of the 2JS. The DC trim voltage is again utilized to
ensure that the above mentioned ratio for the circuit with global variations on its parameter
values are the same as for the circuit with nominal parameter values and no trim voltage applied.
Trimming for all additional CDSL gates to be used in the design of the complete SL comparator
is done according to implementation by Perold et al [6].
4.3 Implementation of Monte Carlo Process Trim Facilities in
WRSpice
The scripting option of WRSpice is a powerful tool and was used extensively in the fulfilment
of this dissertation. WRSpice includes a script parsing and execution facility, which uses a
syntax similar to that of the UNIX C-shell. Statements which are interpreted and executed by this
facility can be include in circuit files through use of the .exec and .control tokens. These
statements are enclosed in a block beginning with .exec and .control and ending with .endc. The
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difference between .exec and .control is that for .exec, the commands are executed before the
circuits parsed, and for .control, the commands are executed after the circuit is parsed. The
syntax and statements used are described in the WRSpice manual.
In order to simulate the SLC three circuits need to be considered. These include the SLC with
nominal component values(nominal circuit), the SLC with Gaussian spreads on component
values (spread circuit) and thirdly, the latter circuit with the trimming facilities implemented
(trim circuit). The simulation processes are then controlled from one file that source and initiate
the simulation of the three circuits.
To implement the trim facilities in the simulation process, measurements are made of the bias
currents during the simulation for the nominal circuit and the spread circuit. These measurements
are then used to calculate the trim voltages. The calculated trim voltage is then forwarded to the
trim circuit and applied to a circuit with the same spreads as the spread circuit in an attempt to
correct for global variations in parameter values. This process is illustrated through the flow
diagram in Fig. 5.1.
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Simulate comparator
with nominal
component values
Setup component values
with Gaussian distribution
around the nominal
Simulate comparator
with spreads(no trim)
on component values
N
Setup next
component value
Fig.5.1 The flow diagram for the optimisation process of the SL-comparator.
The dotted lines on the left only indicates the forward passing of the
measured bias currents for calculation of the trimming voltages.
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Utilizing the ratios given in Section 4.2 the trim voltage for the Pulser and the 2JS are given by
where Ilh is the threshold current of the Pulser SQUID and Ibias the total bias current of the
Pulser. The ratio of Ibiainom) to Ilh(nom) can be calculated to have a value of approximately 0.5
for the nominal circuit.
The trim voltage for the 2JS, in turn, is given by
V . (2J.S) = [(Ibiainom)+ Ijnom»(IJ1(spread)+ I,n(spread) ](Ibias(spread) + I j_spread» Rbias(spread)
trim (IJinom)+ In(nom»
(41)
where IJ is the critical current of the of Josephson junction of the OJS, Ibias the total bias current
of the 2JS and In and I}2 are the critical currents of the Josephson junctions of the 2JS. The
derivations for (40) and (41) are given in Appendix A.
Due to the fact that it is not possible to calculate the bias currents for the circuits using pulsers
and non-symmetrical2JSs it was opted to measure these currents using simulations in WRSpice.
The Control file schedules the simulation tasks and first calls for the nominal and then the spread
circuit to be simulated. The total bias currents Ibiainom) and Ibias(spread) are measured
respectively for both the pulser and the 2JS while the input is zero. The .measure statement in
WRSpice is used for this purpose. These measured values are then passed on to the trim circuit
where the trim voltage is calculated and applied to the spread circuit to correct for the simulated
variations in the component values. This method of trimming was implemented successfully.
WRSpice has a built-in Monte Carlo facility. Unfortunately due to the complexity and the
structure of the simulation, this built-in Monte Carlo facility could not be used. The Monte Carlo
process was therefore implemented manually into the simulation and was also controlled and
scheduled from the control file.
To execute the Monte Carlo process, two nested simulation loops were utilized. The inner loop
determines the number of simulations that represent the sets oflocal variations on the component
values(resistors, inductors and junction areas), while the outer loop determines the number of
simulations that represent the sets of global variations on component values(resistors, inductors
and junction current densities). This allows for only one set of global variations for every fully
completed inner loop, simulating a wafer-to-wafer variation of parameters.
In order to get a good statistical representation, it was decided to have only one simulation per
inner loop. This constitutes one set of global variations for every local set of variations.
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4.4 Implementation of Fail/Pass Test Procedure in WRSpice
To be able to assess the functionality of the SLC it has to be subjected to a consistent test
procedure. For this purpose we have selected a specific input signal. The input is ramped from
zero to a level of twice the threshold of the comparator. The rate of change for the ramp is
chosen such that it sweeps from zero to 21th with in two clock cycles or 100 ps, offset in such a
way that the ramp starts and ends exactly between successive clock pulses. Once the ramp has
reach 21th it is kept at this level for a period equal to one clock cycle and then ramps down to zero
in the same manner as from zero to 21th, This is illustrated graphically in Fig. 5.2.
I analog
I th
Analog input test waveform
.>
21th
[20Ghz]
100ps
t [pS]
Synchronized to
537ps 586ps 636ps 686ps 737ps 786ps simulation timing
Fig. 5.2 Input signal for functionality tests for SLC.
The threshold of the comparator for input current was determined by simulation to be 1.57 rnA
and the time between clock pulses is 50 ps for a 20 GHz clock. The ramp is also kept at zero for
some time before it commences to ensure that all transient effects have settled. This input signal
is selected to yield the same output for every simulation run when the comparator is functioning
correctly. The input is sampled by successive clock pulses for the following conditions indicated
in Fig. 5.2:
CD
@
®
®
@
®
~
The input signal is zero
The input signal increasing but smaller than Ith
The input signal increasing but larger than Ith
The input signal constant and larger than Ith
The input signal decreasing but larger than Ith
The input signal decreasing but smaller than Ith
The input signal zero again
no output pulse
no output pulse
output pulse
output pulse
output pulse
no output pulse
no output pulse
At the end of every simulation, the functionality of the circuit was evaluated by the a WRSpice
procedure that checks and verifies each of the seven individual conditions mentioned above. If
all the conditions are met, the circuit passes. If only one of the checks are not met, the circuit
fails as a whole. The number of circuits that pass are counted and the yield is calculated as a
percentage of the total circuits that were simulated.
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4.5 Optimization of the SL-Comparator Circuit
Optimization of the SLC was obtained by maximizing the predicted yield from WRSpice for
global and local variations of component values with Gaussian distributions.
A set of values around the nominal component value, for every component of the SLC, was
generated. A complete Monte Carlo analysis was then done for each of the values in the set while
the yield of the comparator was observed for a maximum. The optimized component value would
be the value that corresponds to the maximum yield. This procedure was performed for all the
components in the SLC. The yield slowly increased as the circuit became more and more
optimized, yielding the maximum yield at the end of this process.
4.6 WRSpice Predicted Yield of the SL-Comparator
The complete source code for the WRSpice Monte Carlo yield prediction simulation is given in
Appendix B. The yield simulation was performed for GloballLocal spreads of 15%/10% as the
30 spread value, which is an estimation for tolerances in the HYPRES process. Perold et al [6]
determined through measurements that a 10% 30 local variations is a good representation ofthe
HYPRES process.
The yield prediction obtained from the WRSpice simulation is given in the Table 5.1. A 95%
confidence level gives and confidence interval of L=0.036 for the observed yield of 89% and
gives a true statistical yield of 89±3.6 % while a 99% confidence level gives and confidence
interval ofL=0.047 and a true statistical yield of 89±4.7%. The optimization showed an increase
of 12% from 78% to 89% for the the yield for the comparator.
IITable 5.1 WRSpice Yield predictions
GlobaVLocalspreads 15% global/1 0% local 15% global I 5% local
Predicted Yield (%) 89 93.7
A total of 300 Monte Carlo cycles were used. To lower the confidence interval would require
to increase N, the number of Monte Carlo cycles. The simulation of 5 different values for a
specific component and 300 Monte Carlo cycle take an average of 213 minutes to execute in
WRSpice on a 533 MHz Pentium computer 128 Meg memory.
4.7 Simulation of optimized comparator
It was found that the 1:1 ratio between the logic "0" pulses and the logic" 1" pulses for a linearly
increasing analog input signal, was changed by the Monte Carlo yield optimization. It was
necessary to make a small adjustment to the DC bias to correct for al: 1 ratio.
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In order to ensure that the 1:1 ratio between the logic "0" pulses and the logic "1" pulses is
maintained, it would thus be necessary to expand the test waveform to determine and correct this
ratio.
It is believed that the threshold is crossed too fast (only one pulse between zero and the
threshold and between the threshold and a value of twice the threshold - Fig. 5.2), leaving a
margin for error. More checks should be done between zero, the threshold and twice the
threshold. Checks below and above the threshold should be done as close as possible to the
threshold. This would require a slower sweep over the threshold so that more sampling is done
closer to the threshold to pin it down. This, however, would increase the number of fail/pass
checks to compensate for the increase in sampling instances as a result of the slower input ramp.
The optimizing process also brought small changes to the component values of the comparator.
The new values for these components are as follows:
Resistor feeding the pulser to the SLC:
DC bias resistor:
Sampler circuit inductor:
21S damping resistor:
SLC and OR gate buffer coupling resistor:
0.790
4.310
0.4 pH
2.5 0
2.2 0
• Summary
This Chapter discussed how the SLC simulation together with a Monte Carlo process was
successfully implemented in WRSpice. The simulation was also successfully utilized to verify
the functionality of the comparator and optimize the comparator circuit parameters by
maximizing the WRSpice predicted yield for global and local variations with Gaussian
distributions. An increase of 12 % in the yield was obtained through implementation of the
trimming facilities.
Although this simulation was successful to increase the yield and optimize the comparator, it is
believed not to be optimal yet. It could be improved by expanding the test signal to include the
1:1 ratio condition in the fail/pass tests.
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Design of a 4-Bit High Input
Bandwidth Superconductive
A-D Converter
• Introduction
5.1 Construction of the Switching-Logic ADC
5.1.1 Construction of the 4-bit Quantizer Section of the ADC
5.1.2 Design of a Gray-to-Binary Converter
5.1.3 Reconstruction of Input from Output of ADC
5.2 Evaluation of Switching-Logic ADC
5.2.1 Low Frequency Performance
5.2.2 Beat Frequency Simulation
5.2.3 Input Bandwidth Evaluation
5.2.4 Special Input Signals
• Summary
• Introduction
Previous Chapters dealt mainly with the design of all the building blocks of the main component
of an ADC, namely the comparator. This Chapter will now integrate all the components
necessary to construct an ADC. This includes the comparator stage and the Gray-to-Binary
converter. The complete comparator is then simulated to evaluate the performance of the ADC.
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5.1 Design of the 4-bit Switching-Logic ADC
5.1.1 Design of the 4-bit Quantizer Section of the ADC
According to Section 2.6.3, N comparators are required for an N-bit Flash ADC. The analog
input is first divided by the resistive ladder divider network as discussed in Section 2.3 and
illustrated in Fig. 1.2 and then passed on to each of the N comparators ofthe N-bit comparator.
A value of 3 Q was chosen for R in the R/2R ladder network. Fig. 5.1 shows how the OlS
switching logic comparator (SLC) are utilized to construct the comparator or quantizer section
of an N-bit Aoc.
Ianalog
.x:
"- 30 63: SLC >-...... 81 "- I-Q) Q" ::Jc c Q_
3 m I-"- ::J
Q) 6 SLC 1 0"'0 0 "-"'0 ...... Q) >-0 I ......>- "- 0:::o Q) <{
Q) SLC "- > z> () c...... 0 m
(/) U_..J _..J(/) (JJ
Q) (JJ
0::: 0 0SLC U U
Fig. 5.1 The comparator or quantizer section of an N-bit ADC.
The output of the comparator section is in Gray-code and still needs to be converted into binary
for further processing. This process and the required circuits will be discussed in the following
Section.
It is important to note that during the optimization process the inductor of the OlS was optimized
to 0.4 pH. The periodicity of the OlS now changes to <l>1L=5.l6 mNcycle, resulting in a
required full scale input of approximately 41.4 rnA.
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5.1.2 Design of a Gray-to-Binary converter
In conventional logic design a Gray-to-Binary converter (GBC) can be constructed from XOR
gates as shown in Fig. 5.2
GN BN
-+-'
:GN-1 S6 ~N-l:J -+-'Q. [ :JC 0 Q.-+-':J
(])
~D B2
0
"0
0 >-u G I-
: G ~
0
c-, Lj[) ~I c0 m
I-
'-'
: Go S~O
Fig. 5.2 Conventional logic design of a Gray-to-Binary Converter utilizing XOR gates.
Converting this conventional logic circuit to COSL architecture, a number of aspects has to be
taken into account. These include:
1. The input and output impedance of each COSL gate
2. The fan-in and fan-out of the COSL gates
3. The three phase clocking scheme of the COSL gates
4. Propagation delay of signals through the converter
Fig. 5.3 shows the implementation of the 4-bit GBC shown in Fig. 5.2 in COSL architecture.
0\
C"'" .-g ~ 31_.c
ua.
12 31 12 31 12 31
"'5a.
.S
Ql
"0o
U
Fig. 5.3 A4-bit Gray-to-Binary Converter in COSL architecture. The correct clock phasing of the gates is
shown at the top of the diagram.
When a specific gate drives two other gates each gate is coupled with a 10 Clresistor from the
driver gate. This provides an output or load impedance of 5 Clto the driver gate. When a gate
is driven from two separate gates, each of the driver gates is connected to the gate being driven
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through 5Q resistors. This ensures that each driver gate sees a 5Q load. To ensure the correct
impedance matching for the required fan-out, an additional OR gate buffer is required in front
of the COSL XOR gates in the COSL converter circuit.
To ensure the correct output ofthe converter, it must be ensured that signals propagate correctly
through the converter. This is done by buffering signals through gates using the same clocking
scheme and can be seen as the additional OR and XOR gates in series to ensure synchronized
propagation of the signals through the whole ofthe converter. Unfortunately this does cause the
gate count and the propagation delay to increase . The numbers above the columns of gates
indicate which clock phases are used for that column of gates. It can thus also be determined that
it requires 4 clock cycles at 20 GHz or 200 ps from the time when a Gray code is applied to the
input to the time the corresponding binary code appears at the output.
The complete 4bit SLADC was simulated in WRSpice for a ramp input to generate the Gray
code input and to show the conversion from Gray to Binary code. Fig. 5.4 shows the Gray code
input and the corresponding Binary output. The propagation delay through the converter can be
clearly seen in the delay for the binary code to appear at the output.
GRAY CODE TO BINARY CODE CONVERSION
'S.s-
::::J BIT20
Ol I
"0
8
BIT 1 I~
IIIc:
ai
I
BITO
I
BIT3
I.... I::::Jc.
.5 BIT2
Ol I
"0
8
>.
I!!
C!)
I
BITO
0.0 0.5 1.0 Time [ns) 1.5 2.0 2.5
Fig. 5.4 Simulation of the Gray-to-Binary converter confirming the correct conversion from Gray
code to Binary code.
5.1.3 Reconstruction of the Input from the Output of ADC
To evaluate the performance of the SLADC it is necessary to convert the output of the SLADC
back to an analog signal. A switching logic digital-to-analog converter (SLDAC) is a design in
its own right. For our purpose it was sufficient to use the basic resistive network as a DAC
directly on the pulsed output of the SLADC. This results in a pulsed output with an envelope
proportional to the analog input signal because the COSL pulses are only 1 mV in amplitude.
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To obtain an envelope approximately equal to the input, voltage controlled voltage sources
(VCVS) were utilized to be able to make a comparison between the input and reconstructed input
from the output of the SLADC. This basic DAC is shown in Fig. 5.5. With the gain ofthe VCVS
set to unity, the full scale output of the DAC is approximately 1.25 mV. To obtain output
approximately equal to the full scale input requires a VCVS gain of approximately 40.
It must also be noted that when a spectrum is taken of this pulsed reconstruction, a 20 GHz
frequency will always be present with the sum and difference components of the clock and the
input symmetrically around it. Due to the fact that the COSL pulses, which also contain
transients, are used for the reconstruction, it is not possible to make accurate amplitude
measurements from these frequency spectrums.
BIT 2
R=3
BIT 3
MSB
BIT 1
BIT 0
LSB
Voltage controlled
vol tage source
Fig. 5.5 A simple DAC circuit to convert the SL output
from the SLADC to an analog signal for
comparison with the analog input signal.
5.2 Evaluation of Switching-LogicADC
It is important to establish the correct low frequency logic operation as well as the high
frequency performance of the SLADC. We have chosen the following test conditions:
Low frequency: Linear ramp input of a slew rate so that the ADC would step sequentially
through all the digital levels (16levels for a4-bit SLADC).
Beat frequency: 19 GHz input to determine the wide input bandwidth of the SLC and the
SLADC.
High frequency: 1 GHz, 5 GHz and 10 GHz (Nyquist limit) input signal to determine the
maximum input bandwidth for the SLADC.
Special inputs : Dual frequency input - 4 GHz and a 5 GHz to determine the linearity of
the SLADC by checking for intermodulation products.
A square wave input to check for operation of the SLADC and for
observing the uneven harmonics contributing to the square wave.
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It is important to note that these simulations were done without considering any contributions
from any noise sources.
Due to the fact that the current through the series junction of the of the OJS is periodic for both
positive and negative values of input current, the comparator cannot distinguish between positive
and negative inputs of the same value. The input signal therefore has to be positive and offset
by a De value equal to 50% of the full scale value to ensure that the signal falls in the range from
zero to full scale for the particular resolution of the SLADe. All input signals are thus
implemented so that it starts at zero or a very small value to keep transient effects from initial
jumps in input values to a minimum.
For this reason sinusoidal inputs are offset and delayed to start at a zero value. Further, the first
sampling pulse appears at approximately 10 ps from the start of the simulation. This 10 ps is
also compensated for in the delay so that the first sampling pulse coincides with the point where
the input signal starts at zero. This procedure is illustrated in Fig. 5.6.
The sole purpose of the corrections in the delay of the input signal was to help clearly verify the
correct operation of the SLADe by simulation. It will serve no purpose in a practical
implementation of a SLADe.
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Fig. 5.6 Setting up the input signals for minimum transient effects and to synchronize input with the
sampling pulses.
5.2.1 Low Frequency Logic Operation
The correct low frequency logic operation of the SLADe was verified using a linear ramp that
increases to full scale and then decreases to zero again. It is required that the digital code steps
sequentially through all the 16 levels for a 4-bit SLADe within a time period of 16 sampling
pulses. Sampling pulses occur at 50 ps intervals (20 GHz), setting an interval for the ramp of
800 ps. Fig. 5.7 shows the input ramp and the sequential Gray code output, confirming the
correct logic operation of the quantizer section.
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LOW FREQUENCY PERFORMANCE OF ADC- GRAY CODE OUTPUT
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Fig.5.7 Gray code generated to confirm the correct low frequency logic operation of the SLADC.
The input ramp signal, the pulsed reconstructed input signal together with the converted
sequential binary code is shown in Fig. 5.8. This again confirms the correct low frequency logic
operation of the SLADC and the Gray to Binary Converter.
INPUT
Reconstructed
output
BIN BIT3
BIN BIT2
BIN BIT 1
BIN BITO
LOW FREQUENCY PERFORMANCE OF ADC- BINARY CODE OUTPUT
0.0 0.5 1.0 1.5 2.0
Time [ns)
Fig. 5.8 Confirmation of the correct low frequency binary logic output of the SLADC
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An enlarged view of the input ramp and the pulsed reconstructed input. is given in Fig. 5.9.
LOW FREQUENCY PERFORMANCE OF ADC- RECONSTRUCTED OUTPUT
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Fig. 5.9 Input ramp signal and the pulsed reconstructed input signal showing the propagation delay
through the SLADe
5.2.2 Beat Frequency Simulation
The beat frequency method is used quite extensively by Bradley [17, 18] and Kaplan [19,20]
to demonstrate the wide bandwidth of their comparators. Beat frequency tests are used to display
the results of high-speed sampling on a low-speed oscilloscope.
An example of their beat frequency test was an analog input sinusoidal frequency of
19,999995 GHz and a clock frequency of 20 GHz resulting in a beat frequency of 5 kHz which
could easily be displayed on an oscilloscope. Between samples, the analog input signal goes
through one cycle plus or minus a small increment, depending on which of the clock or input
signal frequency is the highest. Successive samples are taken at nearly identical points on the
waveform and consequently, most of the output bits will repeat for several samples in a row.
A beat frequency simulation was also performed on the SLADC. An input frequency of 19 GHz
full scale was chosen, resulting in a1 GHz beat frequency. Due to the maximum time that can
be simulated within the available memory limitations of WRSpice, it was not possible to
simulate a beat frequency of 5 kHz which would require a simulation time of 200 us for one
cycle of the beat frequency.
Fig. 5.10 shows the 19 GHz input signal, the 50 ps sampling pulses and one cycle of the I GHz
beat frequency, demonstrating the extremely wide input bandwidth of the flash SLADC .
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ADC WITH A 19GHz ANALOG INPUT - RECONSTRUCTED OUTPUT
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Flg.5.10 Beat frequency simulation of an SLC with an input frequency of 19 GHz and a
sampling frequency of 20 GHz.
The frequency spectrum in Fig. 5.11 shows only the 1 GHz beat frequency component and the
translation of the high input frequency to a lower frequency that can be displayed on
conventional instruments.
1GHz BEAT FREQUENCY SPECTRUM OF 19GHz ANALOG INPUT
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Frequency spectrum showing only the 1 GHz beat frequency component.Fig.5.11
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5.2.3 Input Bandwidth Evaluation
Sinusoidal input signals of full scale 1 GHz, 5 GHz and 10 GHz were digitized successfully to
show the high input bandwidth of the SLADe. The delays for the input signal to synchronize it
with the sampling pulses and to ensure that it starts at a value close to zero, are calculated as
740 ps, 140 ps and 65 ps respectively.
Fourier transforms of the pulsed outputs were taken to reveal the frequency components of each
of the 3 input frequencies. Fig. 5.12 shows the Gray code generated for the 1 GHz input while
Fig. 5.13 provides the converted Binary code and the pulsed reconstruction of the input signal.
PERFORMANCE OF ADC WITH A 1GHz INPUT- GRAY CODE OUTPUT
GRAY BIT 1
INPUT
50mA
I
I
I
I
o
GRAY BIT2
GRAYBITO
0.0 0.5 1.0 1.5 2.0 2.5
Fig.5.12
Time [ns]
Performance of the SLADe with a 1 GHz input signal showing the Gray-code
output.
Stellenbosch University http://scholar.sun.ac.za
Cho 5 - Design of a 4-bit High Input Bandwidth Superconductive ADC 66
PERFORMANCE OF ADC WITH A 1GHz INPUT- BINARY CODE OUTPUT
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BIN BIT 3
BIN BIT2
BIN BIT 1
BIN BITO
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Time [ns]
Pulsed reconstructed 1 GHz input and the corresponding binary code.
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Fig.5.13
Fig. 5.14 shows only the input and the pulsed reconstruction of the input signal.
ADC WITH A 1GHz ANALOG INPUT - RECONSTRUCTED OUTPUT
SOmA--------------------------------------------------
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o
SOmAl
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Time [ns]
Pulsed reconstructed input for a 1 GHz input signal.
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Fig.5.14
The Fourier spectrum in Fig 5.15 reveals the fundamental I GHz frequency and very small
uneven harmonic components. It is believed to be caused by a combination of samples taken at
the slow turning points of the sinusoidal waveform resulting in quantization error and the
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imperfect synchronization of sampling pulses with the input waveform. This results in a few
samples being taken at the same logic level which has the effect of "squaring" the reconstructed
input signal and causing the uneven harmonics to appear.
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Frequency spectrum for the 1 GHz input signal.
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Fig. 5.16 and Fig. 5.17 respectively show the Gray code and binary code generated for a 5 GHz
input signal.
PERFORMANCE OF ADC WITH A5 GHz INPUT- GRAY CODE OUTPUT
o
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SOmAl
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GRAY BIT2
GRAY BIT 1
GRAY BITO
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Time [ns]
Generated Gray code output for a 5 GHz input signal.
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Flg.5.16
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Fig.5.17
PERFORMANCE OF ADC WITH A 5 GHz INPUT- BINARY CODE OUTPUT
0.0 0.6 1.00.2 0.4 0.8
Time [ns]
Pulsed reconstructed 5 GHz input and the corresponding binary code.
Fig. 5.18 and Fig. 5.19 show the pulsed reconstructed 5 GHz signal and its Fourier spectrum
respectively with only the 5 GHz input component present.
Analog
input
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I
I
I
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Reconstructed I
output I
Fig.5.18
ADC WITH A 5GHz ANALOG INPUT - RECONSTRUCTED OUTPUT
SOmA--------------------------------------------------
o
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Pulsed reconstructed 5 GHz input signal.
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Flg.5.19
FREQUENCY SPECTRUM OF 5GHz RECONSTRUCTED OUTPUT
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The Fourier spectrum of the reconstructed 5 GHz input signal.
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Finally, the SLADe was simulated with a10 GHz input signal which corresponds to the Nyquist
frequency. Only two samples can be taken within one cycle of the input. Sampling was
synchronized to sample at the maximum and the minimum, corresponding to full scale and zero
input. Fig. 5.20 and Fig. 5.21 show the zero and full scale binary sampling and reconstructed
input respectively.
INPUT
Reconstructed
output
BIN BIT3
BIN BIT 2
BIN BIT 1
BIN BITO
Fig.5.20
PERFORMANCE OF ADC WITH A 10GHz INPUT- BINARY CODE OUTPUT
0.0 0.1 0.2 0.3 0.4 0.5
Time [ns]
Binary output of SLADe for a 10 GHz input signal.
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ADC WITH A 10GHz ANALOG INPUT - RECONSTRUCTED OUTPUT
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Fig.5.21
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Pulsed reconstructed 10 GHz input signal.
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Frequency spectrum for the 10 GHz input signal.
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The frequency spectrum for the 10 GHz input signal is shown in Fig. 5.22 Note that the
component as a result of the DAe conversion process is also lying at 10GHz casing the
amplitude at 10 GHz to be much higher.
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5.2.4 Special Input Signals
Three additional input signals were also used in the evaluation of the SLADe. These consists
of an input consisting of two closely spaced sinusoidal signals, a square wave input, and a ramp
with a final value of 6 times the full scale input.
The frequencies of 4 GHz and 5 GHz were chosen with an amplitude of half of full scale and a
DC offset of 25% of the full scale value for the first special input signal. This results in a total
DC offset of 50% of full scale and a combined full scale signal input respectively.
For this input, any non-linearities would result in intermodulation products which would include
2nd order product (F,-F2) = 1 GHz and 3rd order products (2F,-F2)=6 GHz and (2F2-F,)=3 GHz.
The input signal together with the pulsed reconstructed input is shown in Fig. 5.23.
ADC WITH A 4GHz + 5GHz ANALOG INPUT - RECONSTRUCTED OUTPUT
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Pulsed reconstructed input signal for the dual frequency (4 and 5GHz) input.
Fig. 5.24 shows the Fourier spectrum of the pulsed reconstructed input for the dual frequency
input. It can be seen that the only frequency components present are the two input frequencies
of 4 GHz and 5 GHz. No intermodulation products are visible showing there are no linearities
present in the SLC or SLADC.
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FREQUENCY SPECTRUM OF 4GHZ +5GHz RECONSTRUCTED OUTPUT
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Fourier spectrum of the pulsed reconstructed dual frequency input signal
showing only the two input frequency components and no intermodualtion
products at (F1-F2) = 1 GHz and (2F1-F2)=6 GHz and (2F2-F1)=3 GHz.
Secondly the SLADC was subjected to a 1 GHz full scale square wave input signal. Fig. 5.25
shows the square wave input, the reconstructed input and the corresponding binary output of the
SLADC.
ADC WITH A 1GHz SQUARE WAVE ANALOG INPUT- BINARY OUTPUT
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Fig.5.25
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Pulsed reconstructed input and the corresponding binary output of the SLADe
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The Fourier spectrum of the pulsed reconstructed square wave in Fig. 5.26 reveals the
fundamental! GHz frequency component as well as the uneven harmonics that forms the square
wave.
FREQUENCY SPECTRUM OF ADC WITH 1GHz SQUARE WAVE INPUT
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Fourier spectrum of the square wave input revealing the fundamental and the
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Fig.5.26
The last test input is the ramp with a final value equal to 6 times the normal full scale input of
41.4 rnA. Fig. 5.27 shows the folded pulsed reconstructed input and the corresponding binary
code.
ADC WITH A 6x FULL SCALE INPUT-BINARY CODE OUTPUT
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Time [ns]
SLADe with input increased beyond full scale, resulting in a folded
reconstruction.
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This input spans over 96 quantizer levels and shows sufficienttransitions or dynamic range for
an SLADC with 6 bits of resolution.
• Summary
This Chapter presented the design of a4-bit Gray-to-Binary Converter and the construction of
a4-bit SLADC by utilizing the SLC and the converter. A simple DAC converter is given to be
utilized in the evaluation of the SLADC performance.
The SLADC was then evaluated for its low frequency logic operation, high frequency and
maximum input bandwidth, linearity and dynamic range. A beat frequency simulation was
performed to demonstrate the high bandwidth of the SLC and SLADe. Special waveforms such
as a square wave input and a large input signal of 6 times the full scale value were utilized to
demonstrate sufficient dynamic range for more than 6 bits of resolution.
The SLADC functioned correctly and achieved a input bandwidth of 10 GHz at a resolution of
4 bits with excellent linearity and dynamic distortion.
-000-
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Thermal noise simulations
• Introduction
6.1 Implementation of noise in simulations
6.2 Effects of noise on the SLC
6.4 Spur Free Dynamic Range of the SLADC
6.5 Optimization with thermal noise
• Summary
• Introduction
Noise is a very important consideration in comparators and ADCs. This chapter describes how
noise was implemented in the simulations of the SLC and SLADe. The Spur Free Dynamic
Range (SFDR), an important figure of merit that provides a measure of the performance of an
ADC, can also be determined by including noise in the SLADC simulation.
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6.1 Implementationof noise in simulations
The implementation of thermal noise described by Jeffery [41] was adopted. Thermal noise is
modelled in circuits by current sources with random values, in parallel with each resistor and
Josephson junction in the circuit. Nyquist [42] has formulated the thermal agitation of charge
in conductors into the Nyquist equation
(42)
which describes the rms current fluctuations of the current sources. In this equation kB is
Boltzman's constant, T is temperature, R is the resistance. The cutoff frequency Je = 1/2~ where
~ is the spacing between random numbers. Should the noise be bandwidth limited.j.. represents
the bandwidth.
By utilizing Equation 42 the noise is implemented in the simulations through a gaussian random
number generator defined in WRSpice [40] by the text line
*@ define noise(r,t dt,n) gauss(sqrt(4*boltz*t/(r*2*dt», 0 dt,n)
Noise is then incorporated into the simulation by applying current sources in parallel with every
resistor and Josephson junction in the circuit and calling the noise function defined above. A
typical call in WRSpice to the noise function is:
I_noise node+ node- noise($ R_val, $Temp, $t_min, $Noise_type)
where node+ and node- refers to the circuit nodes of the parallel resistor or the Josephson
junction, R_val the value of the resistor or Junction resistance, Temp the temperature, t_min the
step size ~ and Noisetype to the integer which defines whether the type of noise is first-order
interpolated or piece-wise-linear steps. Simulations by Jeffery[41], however, indicates that as
long as the ~ time scale spacing of the noise is small compared with the time constants in the
circuit, the simulation output is independent of the exact form of the input noise function.
For the noise simulations a noise spacing of ~ = 0.5ps was used. Circuit transients, which is
required to be less than ~ for the Spice simulator, were calculated at time intervals of 0.1ps.
6.2 Effect of noise on the SLC
Noise was first implemented in the SLC circuit utilizing the same FaillPass evaluation method,
described in Section 4.4, to determine the effect of noise on the comparator. Fig. 6.1 shows the
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"Pass" output for the SLC with thermal noise incorporated into the simulation.
"PASS" OUTPUT FOR A SLC WITH THERMAL NOISE
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Fig. 6.1 The correct output for a SLC "Pass" with thermal noise.
A number of correct single simulations with noise indicated that it would not be possible to
determine the cumulative effect of noise on the SLC from single simulations. A test similar to
that of a Bit Error Rate (BER) was utilized to evaluate the performance of the SLC with noise.
The BER, used to determine bit errors for digital circuits, cannot be used directly in the case of
the SLC. The SLC is inherently an analog system where an analog input crosses a threshold set
by the comparator. The threshold separate two regions or levels and noise can thus cause a
comparator with an analog input level near its threshold to switch to the other level. Digital
circuits, on the other hand, have a large margin between logic "a" and logic "T'making it less
sensitive to the effects of noise.
The FaillPass test for the SLC is thus a more stringent test than the BER for digital circuits and
it is expected that the SLC would make more errors due to the effect of noise. The BER for
digital circuits would thus not be applicable as a test for the inherent analog SLC. The principle
of BER, however, was adopted as a measure to determine performance of the SLC with noise.
The SLC was simulated 10 000 times with noise and evaluated with the standard FaillPass test.
Only 3 simulations out of the 10 000 simulated, failed.
Ruck et al [46] have measured the BER of a HTS RSFQ comparator, integrated in a ring
oscillator. A BER ofless than 10-11has been observed at a temperature of 39K. The BER ofthe
two different architectures(SLC and RSFQ), however, cannot be directly compared due to the
fact the one input increase linearly while the other is still an RSFQ logic pulse.
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6.3 Spur Free Dynamic Rangeof the SLADe
The simulation of noise was further extended to the complete SLADC to evaluate the effect of
noise on the complete circuit which include the resistive ladder divider network, the comparator
section as well as the Gray-tot-Binary converter.
The input signal was again reconstructed using the simple DAC with the FFf taken of the
reconstructed input. The SFDR can then be determined from this frequency spectrum.
The SFDR is the ratio of the largest possible input signal to the largest spurious component
within the relevant frequency bandwidth of the power spectrum. Anything that affects the
linearity of the comparators, such as dynamic digital errors, timing errors as well as mismatched
comparator thresholds can lead to the degraded SFDR. A4-bit ADC can at most have a SNR of
6.02*4+1.76 or approximately 26 dB.
Fig. 6.2 shows the frequency spectrum for the SLADC with noise and a 1 GHz input signal.
This input was chosen as it shows small components at 2nd and 3rd harmonics due to small non-
linearities in the system. A SFDR of approximately 21.7 dB is obtained.
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Fig. 6.2 Frequency spectrum for the SLADe with thermal noise for a 1GHz sinusoidal input.
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Fig. 6.3 shows the frequency spectrum for the SLADC with noise and a 5 GHz input signal. The
SLADC now shows a SFDR of approximately 26.7dB. This confirms the maximum theoretical
SFDR of 26 dB as there is no visible spurs in the spectrum.
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Fig. 6.3 Frequency spectrum for the SLADe with noise for a 5 Ghz sinusoidal input signal.
Itmust be noted that this calculation is not an accurate reflection of the SFDR, however it does
provide some indication of the expected SFDR. This is due to the very simple DAC used to
reconstruct the input signal as well as the low resolution of the frequency spectrum. To obtain
higher resolution the SLADC circuit was simulated for a much longer period. The spectrum in
Fig. 6.3 was obtained by simulating the SLADC for 50ns to obtain a higher resolution for the
FFT. The spectra in Fig. 6.2 and Fig 6.3 are voltage spectra and a must be taken into account
when calculating the SFDR.
According to Kadin [43] there is a general tradeoff between the dynamic range of an ADC and
the frequency bandwidth for any given device technology where the range decreases
approximately in inverse proportion to the maximum frequency. It is thus expected that the
SFDR for the SLADC would be less than that for lower bandwidth ADCs reported. The
Rockwell commercial 6-bit 6Gs/sec 3GHz input bandwidth ADC achieved a SFDR of 36dB
compared to a theoretical 37.9dB SFDR for a 6-bit ADC. It is thus believed that the SFDR
obtained for the SLADC is within the expected range.
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6.4 Optimization with thermal noise
The complete optimization process of the comparator for manufacturing process variations
discussed in Chapter 4, could effectively now be repeated to include noise. The effect of noise
has been investigated for a number of key components. These include the DC bias resistor, the
resistors feeding current from the clock shaper and the pulser to the comparator. The change in
the values for these components were negligible.
• Summary
The effects of noise on the SLC and the SLADC were investigated in this chapter.
Out of 10 000 SLC simulations with thermal noise only 3 did not pass. The output of the
SLADC, directly after the comparators, is in Gray code and a I-bit error in even the most
significant bit comparator will only cause a l-level error in the output of the ADC.
The SLADC shows a SFDR of approximately 21.7dB for a IGHz input with small visible
harmonic components. A SFDR of approximately 26 dB confirms the maximum theoretical
achievable dynamic range when a 5GHz input is applied with no visible harmonic components
or spurs.
-000-
Stellenbosch University http://scholar.sun.ac.za
Layout of a4-bit
SLC sampler circuit
• Introduction
7.1 The Hypres design rules and layout techniques
7.2 Impedance matching of clocks and inputs/outputs
7.3 4-bit SLC sampler circuit layout
• Summary
• Introduction
The layout for the superconducting SLC sampler circuit is discussed with reference to the
Hypres manufacturing process. The procedure followed in the layout of the components of the
circuit will be discussed with specific mention to line widths for impedance matching.
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7.1 The Hypres design rules and layout techniques
The layout for the SLC sampler circuit was done in the lkA, tri-layer, all niobium process
according to the latest design rules, Rev. 19 specified on the Hypres website[44].
The latest design rules provide many advantages over previous revisions. Some of these include
a O.IjJ.mresolution for junction areas and a more accurate specification of the lost area for square
junction areas. This enables the designer to specify and obtain junction areas with greater
accuracy. Contact resistance for resistors, however, were not specified in the new design rules.
The values were adopted from the previous revision.
Spread sheets were set up to calculate junction areas, resistor and inductor dimensions as well
as line widths for impedance matching of the 3-phase clocks. Parameters such as offsets, bias,
lost area of junctions, contact resistance, resistance and inductance of corners were incorporated
into the spreadsheets.
7.2 Impedance matching of clocks and inputs/outputs
It is important to match the impedance of all sections of the complete SLC sampler circuit to
each other. This is to prevent "ground bounce" caused by an unbalanced three phase clock. An
unbalanced three phase clock can cause current to flow in the ground plane with the effect that
all levels will float above ground and "bounce" as the currents in the ground changes.
Impedance matching is done on chip to match the different sections of SLC sampler circuit.
These sections can be grouped in the SLC clock pulsers, SLC clock shapers, OR gate input
stages, OR gate output stages and the amplifier clock inputs.
The junction in the SLC clock pulser is assumed to be a short circuit for most of the time and the
clock will thus see an impedance of21.3 Q. The clock shaper clamps the voltage at 2.8V while
the clock amplitude is lOmV. Thus a current of 1O-2.8mV/5Q = 1.44mA will enter the clock
shaper circuit. The impedance seen by the clock can therefore be calculated as 10mV/1.44mA
or 6.9 Q. Similarly the impedance for the OR gate input stage and OR gate output stage can be
calculated to be 6.9 Q and 13.9 Q respectively. The output of the amplifier switches to the gap
voltage and the impedance for the amplifier seen by the clock can be calculated in the same way
to be 34 Q.
The layout of the SLC sampler circuit was done in the form of a grid with the four bits as the
rows and the columns consisting of the comparators, OR-gate buffers and the amplifiers. The
columns of the convertor are organised according to the propagation of the 3-phase clocks
through it. The clocks are then distributed from the top down each column. First the last row of
a specific column, of the same phase, is connected to the row above by a micro strip line of the
same impedance. The row above is then connected to the parallel combination below by a micro
strip line of impedance equal to the parallel combination of impedances of the two rows below.
Finally, the three phases of the clock is matched so that each phase sees the same impedance
when entering the chip. All phases are matched to the phase with the lowest impedance. Phase
Stellenbosch University http://scholar.sun.ac.za
Ch.7 - Layout of a 4-bit sampler circuit 83
three is not used and is terminated with a resistance of value equal to that of the lowest phase
impedance. Phase I of the clock has the lowest impedance ofO.74 0 requiring a micro strip of
width approximately 238 urn in layer M3. Phase 2 has an impedance of2.47 0 requiring an M3
micro strip of approximately 69 um. A resistor of 1.07 0 in parallel is needed to match it to
phase 1. Phase three is terminated in two parallel 1.49 0 resistors to also match it to phase 1.
The four outputs from the SLC sampler circuit is amplified and matched with a co-planar
waveguide (Wen[45]) to approximately 50 0 before it is connected to the output pads of the
chip. The impedance for a co-planar waveguide with an Er = 11.9 for Silicon and a ratio of the
width of the conductor to the width of the troff etched in the ground plane of w/a = 0.5, is
approximately 47.50. Perold [6] has kindly made the layout available for incorporation in the
layout of the SLC sampler circuit.
External interface connections are provided for DC bias/trim for the pulser circuit and read-out
circuit of each of the four comparators, a common trim for all the COSL OR gates and a common
DC bias for the COSL OR gates and amplifiers.
7.3 4-bit SLC sampler circuit layout
Fig. 7.1 shows the complete layout of the SLC sampler circuit and the external connections to
the chip pads.
Fig. 7.1 The complete LAS I layout of the SLC sampler circuit.
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Fig. 7.2 shows the resistor divider network, comparators, COSL OR gates and the amplifiers of
SLC sampler circuit and their interconnections. Fig. 7.3, Fig. 7.4 and Fig. 7.5 zooms in on the
SLC, COSL OR gate and the amplifier respectively.
divider
network
ii
Clock 1 Clock 3
Co-planar waveguide
Fig. 7.2 A closer view of the SLC sampler layout showing the resistive divider network, comparators,
COSL OR gates and the amplifiers.
Fig. 7.3 The layout of the SLC.
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Fig. 7.4 The layout of the COSL OR gate
Fig.7.5 The layout of the amplifier
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• Summary
This chapter described the layout of the 4-bit SLC sampler circuit with reference to the current
design rules Hypres manufacturing process. It discussed the important issue of impedance
matching the three phase clock.
This layout will provide the opportunity for high speed testing of the SLC and a 4-bit sampler
circuit that can be incorporated into a full ADC.
-000-
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8.1 Reflections
8.1.1 Brief summary of dissertation
This dissertation provided a detailed discussion on the development and evaluation of a
switching logic Comparator (SLC) and a switching logic ADC (SLADC). Extensive WRSpice
simulations were done and results presented to illustrate the behaviour and performance of the
SLC and SLADC.
Advantages and classification of ADCs, together with the current state of research in this field
were provided. Itwas then followed by presentation of the detailed theoretical and conceptual
foundations for the research performed in this field. Subjects included are the Josephson Junction
(JJ), the One-Junction SQUID (OJS), the Quasi-One-Junction SQUID (QOJS), the Two-Junction
SQUID (2JS), the COSL family of gates and finally Analog-to-Digital Converters (ADC).
The detailed design of a novel SLC is presented in Chapter 3. The philosophy behind the new
design is given and how it is followed through to the actual design. A detailed account is then
given of the design of the individual building blocks of the SLC. These building blocks include
the Pulser, the Clock Shaper, the OJS, the 2JS read-out, the integration of all the components,
the COSL OR-gate. This is followed by the implementation and simulation of the SLC in
WRSpice and a discussion on the results that were obtained.
Chapter 4 describes how the designed SLC is subjected to a Monte Carlo analysis to optimize
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the design for maximum yield by incorporating tolerances representative of the manufacturing
process and implementing the trimming facilities. Significant improvements in the yield were
obtained from that of the original design.
This design was then successfully incorporated into the construction of a 4-bit SLADe. The
output from the SLADC is in Gray code and a Gray-to-Binary Converter was designed with
COSL gates to perform the conversion from Gray to Binary. These designs were all verified
through WRSpice simulations. The SLADC was evaluated for the correct logic operation,
maximum input bandwidth and linearity using a number of special input waveforms.
8.1.2 Achievements
The initial goals: a) A comparator and ADC with a switching logic architecture in
order to be COSL compatible.
b) Design of an ADC with the highset possible resolution and input
bandwidth, with a minimum specification of 4 bits resolution and
a minimum input bandwidth of 5 GHz.
These goals were achieved by the design of a comparator and an ADC that exhibits a voltage
state switching logic. The minimum specification was met and exceeded by the design of a4-bit
SLADC with an 10 GHz input bandwidth. Results indicate that the initial ADC specification
could be exceeded significantly in bandwidth or resolution.
The correct low frequency logic operation of both the SLC and SLADC was confirmed by
linearly sweeping the input at a very specific rate to observe the correct sequential Gray and
Binary codes corresponding to the analog input level.
Sinusoidal input frequencies of 1 GHz, 5 GHz and 10 GHz, equal to the Nyquist frequency,
confirmed the correct high frequency operation of the SLC and SLADC.
The high input bandwidth of the SLC and SLADC was also confirmed by the beat frequency
simulation performed on the SLADC. A 19 GHz sinusoidal input revealed the correct
presentation of a 1 GHz beat frequency.
A dual sinusoidal frequency input was used to determine the linearity of the SLC and the
SLADC. The Fourier spectrum of the input signal, reconstructed from the digital output of the
SLADC revealed no intermodulation components that would have resulted if any non-linearities
were present in the SLADC. The intermodulation components include 2nd order components f,- f2
and 3rd order 2f,-f2 2f2-f,.
The response of the SLC and SLADC to a 1GHz square wave input signal was also determined.
The Fourier spectrum of the reconstructed input signal revealed the fundamental frequency and
all the uneven harmonics that are inherent to a square wave waveform.
Stellenbosch University http://scholar.sun.ac.za
Cho8 - Conclusions 89
A Gray-to-Binary converter, an integral part of the SLADC, was designed and implemented
successfully with COSL gates to convert the Gray code output from the quantizer section to
binary for further processing of the data. Data is processed at a clock frequency of 20 GHz.
Further contributions include trimming facilities for the comparator design, which make it
possible to trim a non-functional comparator circuit to a fully functional comparator. The
comparator was designed and optimized utilizing a Monte Carlo Method, implemented in
WRSpice. This optimization process includes the trimming facilities and with the specific
fail/pass criteria described in Section 4.4 a yield of 89% was obtained. This constitutes an
increase of 12% in the yield.
The design of the SLC is such that the aperture time is not determined by the width of the
sampling pulse, but only by part of the rise time of the pulse. Alternatively it can be said that the
SLC is edge triggered. This significantly reduce the aperture time from about 3 ps for the width
of the pulse to a sub-picosecond value of approximately 0.6 ps for the applicable part of the rise
time, as discussed in Section 3.3.9.
Due to the fact that the ratio of logic "0" to logic "I" can be set to 50/50 by adjusting the DC
bias of the comparator the SLC comparator does not suffer from the dynamic distortions for high
slew rates as experienced by Kaplan [19]. In their case they experienced the problem that the
fraction during which the comparator output is "1", is larger for positive slew rates and smaller
for negative slew rates.
The comparator by Kaplan/Bradley is shown to be limited in the number of useful transitions
when the input signal is increase beyond full scale, limiting the dynamic range of their ADC. For
an input of five time the full scale, the LSB displayed approximately 80 useful transitions. The
SLC comparator was subjected to an input of 6 times the full scale input showing 96 transitions
which is sufficient dynamic range for more than 6 bits of resolution.
Due the method that was employed to sample the current in through the JJ of the OlS of the
comparator, the SLC does not suffer from degradation of the physical logic signal waveform. An
input ramp of 6 times full scale was applied to the 4-bit SLADC with no degradation in the
binary output because the output logic pulses are generated by the 2lS and not by the actual OlS
or QOlS.
8.1.3 SLADe performance prediction
The aperture time, given by (30), shows that there is always a trade off between the resolution
(number of bits) and the input bandwidth for an ADC. The significant reduction in the aperture
time translate into either an increase in the resolution or an increase in the input bandwidth, but
not both.
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Table 6.1 shows the predicted number of bits for the given input bandwidth, calculated using
(30) and an aperture time of 0.6 ps.
Table 6.1 Predicted resolution for an aperture time of 0.6 ps
I Input Bandwidth [GHz] I Predicted number of bits I
1 9.1
5 6.7
10 5.7
15 5.1
20 4.7
These predictions fall inside the Hypres projected performance band for flash ADCs, provided
in the graph in Fig. 1.3 in the introduction Chapter and confirms the significant performance of
the SLADe. The performance of the SLADC will thus be limited by the maximum clock rate
that can be achieved by the CDSL architecture.
The projected SFDR 21.7 dB of the SLADC, although determined trough a crude process, also
compares favourable.
8.2 FutureWork and Recommendations
8.2.1 Improvement and Expansion of the Optimization Process
The WRSpice optimization process for the SLC requires further refinement to include a check
to ensure a 50/50 ratio between the "0" and" 1" logic levels for a linearly increasing input signal.
This became apparent when it was necessary to adjust the DC bias by a small amount to re-
establish a 50/50 ratio after the SLC was optimize in WRSpice.
A full optimization with thermal noise can be performed to investigate the full effect of noise on
the SLC and SLADC.
8.2.3 Investigation and Implementation of other Architectures
In the presence of comparator threshold distortions there can be a marked decrease in ADC
resolution. Loss in performance can be regained by architectural improvements such as redundant
comparators and real-time digital error correction.
The SLC design made use of a DJS as the quantizer. In the design of the SLC the threshold
distortions or "skewness"of the periodic current through the JJ of the DJS was minimized by
using a JJ with a small critical current and a small inductor, effectively lowering the LIo product.
Itcan be seen from the periodicity equation, P= <PriL [Ncycle], that the smaller the inductor, the
more input current is required and thus reducing the input sensitivity. There is, however, a
maximum limit where the thresholds will begin to wash out.
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Kaplan [19,20] utilized a balanced SQUID wheel to improve the high frequency performance of
their single flux quantum QOJS comparator. The balanced SQUID wheel is shown in Fig. 6.1
and is used to reduce the threshold distortions at high signal slew rates while retaining high input
sensitivity. The advantages ofthis circuit could be investigated and applied to the SLC to further
enhance and improve the robustness and sensitivity of the SLC.
Signal JJs
PhaseBias (<po/2)
Lphose
Fig.6.1 The SQUID wheel to reduce threshold distortions at high slew rates
8.2.3 Extension of Resolution with Interleaving Techniques
Another architecture that could possibly be implemented to improve the performance of the SLC
is threshold interleaving shown in Fig. 6.2. Kaplan [20] utilized the technique of interleaving
thresholds to compensate for non-ideal comparator behaviour. By interleaving the thresholds of
eight comparators, and combining the outputs with XOR gates, four LSB thresholds can be
synthesized. The slew rate of each comparator will now only be 1/8th of the effective slew rate.
Comparators for the MSBs receive the least of the input signal and exhibits the noisiest
R/2
0-----,---.1
R/2
VV'----,-..I
Ianalog
LSB LSBl SB
LSB2 L LSB4
R/2
All resitors in
is 2R
LSB5 MSB
Fig. 6.2 Interleaving architecture for a 6 bit ADC. showing 8 interleaved comparators to
synthesize 4 LSBs and redundant comparators to generate the 6 MSBs through real-
time error correction.
Stellenbosch University http://scholar.sun.ac.za
Cho8 - Conclusions 92
thresholds. Kaplan [20] suggested the Baker code [21,22] using two comparators and look-back
logic [23,24] to correct errors in real time for the MSBs.
-000-
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Appendix A
DERIVATION OF THE TRIM VOLTAGES FOR
THE PULSER AND THE TWO JUNCTION SQUID
A.1 Trimming for the 2JS
Pulse generator
DC bios DC
Clock shaper
Clock
Clock
QOJS Comparator 2JS Read-out
Fig. A.1 SL Comparator circuit.
Figure A.I shows the circuit for the SLC. To implement the trim facility the following ratio of
currents was considered:
IBIAs(nom) + IJ(nom)
IJJ (nom) + IJ2 (nom)
(43)
where IBlAS(nom)is the total bias current for the nominal component values, linom) the nominal
value of the critical current ofthe quantizing junction, IJ1(nom) and IJ2(nom) the nominal critical
currents of the two junctions of the 2JS.
It is then the purpose of the additional trimming current to adjust the total bias current of a non-
functional comparator to obtain a functional comparator circuit. To achieve this, the above ratio
for the nominal circuit must be equal to that of a circuit with a Gaussian spread on its component
values with the trim voltage implemented and we then obtain
IJJ (nom) + IJ2 (nom) IJJ (spread) + IJ2 (spread)
(44)
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where IBlAs(trimrned)is the total bias current, including the additional trimming current and can
be expressed as
IBIAS (trimmed) = IBIAS (spread) + Itrim (45)
where IB1As(spread)is the total bias current ofthe circuit with spread on the components with out
any trimming and Itrim the additional trimming current. The trimming voltage can be expressed
as
(46)
Substituting equation 46 and 45 in equation 44 we obtain the following equation for the trim
voltage.
(47)
In theWRSpice simulation, IB1AS(nom) en IB1As(spread) are measured using the .measure statement
by simulating the nominal circuit and the circuit with spreads on the component values and with
no trimming applied.
A.2 Trimming for the Pulser
Pulse generator
DC bias
Clock
input
Pulse
output
Fig. A.2 The pulser circuit.
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Ith (spread) IBlAS(nom)] 1Vtrim (pulser) = Rtrim (spread) - IBlAS(spread)Ith(nom) (49)
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The ratio considered for the trimming of the pulser, shown in Fig. A.2 is given by
IBlAs(nom)
Ith (nom)
IBlAS(trimmed)
Ith (spread)
(48)
Similar as for the comparator circuit, (46) and (45) for V/rim and IB1As(trimmed) respectively, can
be substituted into (48 to obtain the expression for V/rim for the pulser.
The threshold current for an OJS with PL> 1 for a transition from a zero to a one flux quantum
was given by (9 and 10. Utilizing these equations and the nominal component values given in
the Fig. A.2, I/h(nom), PL and IB1As(nom) can be calculated as follows:
=
508.9xlO-6 ~A
6.07
250~A
Ith(nom)
PL
IBlAS(nom)
=
=
These values can be substituted into (49 to further simplify it to
Vtrim (pulser) = Rtrim (spread)[ 0.5 Ith (spread) - IBlAS(spread)] (50)
-000-
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Appendix B
SOURCE CODE FOR WRSPICE SIMULATIONS
OF THE SWITCHING LOGIC COMPARATOR
Simulation control file
#!/usr/local/WRspice/bin/wrspice
*Controlfor MC-analysis new_method/15%Jtol, 15%Rtol, 15%Ltol, 1O%LocaIARL
*Includes Trimming for pulser
.control
reset
destroy all
*rusage all
*delete trace iplot
free all
seed 300
let NumberOfWafers=300
let NumberOfCycles=1
let NumberOfSimulations=NumberOfWafers*NumberOfCycles
let MatrixY =NumberOfSimulations-1
let MatrixX=16
let Matrixlndex=O
let CycieNumber=O
let WaferNumber=O
let NomPlot=O
let GaussPlot=O
let TrimmedPlot=O
let ChipsPassed=O
let ChipsFailed=O
let CircuitFail=O
let SimulationlD=O
let FaiIMatrix[MatrixY][MatrixX]=O
let NoOfCompValues=5
let CompValueNo=O
let Yields[NoOfCompValues-1 ]=0
echo Yields= $&Yields
set Scale_factor_G=1.01
*Optimized from 1.0
*********QUASI ONE-JUNCTION AND READ-OUT
set lj_nom_G = 0.1
*Optimized from 0
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•••••••••••••••••••• 2 Junction SQUID parameters
set Ij1_nom_2jsqd_G = 1.5
"Optimized from 1.5
set Ij2_nom_2jsqd_G = 0.5
"Optimized from 0.5
set L10_nom_G = 0.775p
"Optimized from 0.775p
set L9_nom_G = 0.258p
"Optimized from 0.258P
********* •••
set Rbias_nom_G = 4.35
"Optimized from 4.31
set L11_nom_G = O.4p
"Optimized from 0.35p
set R27_nom_G = 2.2
"Optimized from 2.3
set R16_nom_G = 0.85
"Optimized from 0.8
set R12_nom_G = 6.3
"Optimized from 6.4
set R32_nom_G = 2.5
"Optimized from 2
set R28_nom_G = 6
set R30_nom_G = 2
"Optimized from 2
******************··***PULSER VAUES NOT CHANGED as it would affect the bias and new circuit needs to
be calculated from scratch.set L4_nom_G = 5p
"Optimized from 5p
set B6_nom_G = 0.4
"Optimized from 0.4
set R14_nom_G = 21.5
"Optirnized from 21.5
set R15_nom_G = 20
"Optimized from 20
··················CLOCK SHAPER VAUES NOT CHANGED as it would affect the bias and new circuit needs to
set R11_nom_G = 5 be calculated from scratch.
"Optimized from 5
set R13_nom_G = 4
"Optimized from 4
set B5_nom_G = 0.6
·Optimized from 0.6
··········COMPOSE VALUES FOR OPTIMIZING THE CIRCUIT·············
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*compose RbiasValues values 4.3 4.35 4.4 4.45
*compose lj_nom_G_Values values 0.08 0.09 0.1 0.11 0.12
*compose R27_nom_G_ Values values 2.1 2.2 2.3 2.4 2.5
*compose Ij1_2sq_G_ Values values 1.4 1.45 1.5 1.55 1.6
*compose L11_nom_G_Values values O.4p 0.425p 0.45p 0.475p 0.5p
*compose R16_nom_G_Values values 0.75 0.8 0.85 0.9 0.95
*compose R12_nom_G_Values values 6.275 6.3 6.325 6.4 6.425
*compose Scale_fac_ Values values 1.005 1.02 1 1 1
*compose R32_nom_G_Values values 11.522.53
*compose R30_nom_G_ Values values 1.5 1.75 2 2.25 2.5
*****PULSER
*compose L4_nom_G_ Values values 4.9p 4.95p Sp 5.05p 5.1P
compose 86_nom_G_ Values values 0.39 0.395 0.4 0.415 0.42
*compose R14_nom_G_Values values 21.3 21.4 21.5 21.6 21.7
*compose R15_nom_G_Values values 19.819.92020.120.2
*****CLOCK SHAPER
*compose 85_nom_G_ Values values 0.59 0.595 0.6 0.615 0.62
*compose R11_nom_G_ Values values 5.8 5.9 5 5.1. 5.2
*compose R13_nom_G_Values values 4.8 4.9 4 4.1. 4.2
****Different q/p ratios
*compose Ij1_n_2_G_Values values 1.431.471.51.531.56
*compose Ij2_n_2_G_Values values 0.570.530.50.470.44
*compose L10_n_G_Values values 0.739p 0.758p 0.775p 0.791p 0.804p
*compose L9_n_G_ Values values 0.295p 0.276p 0.258p 0.243p 0.23p
****Different Imax values for 2J sao
*compose Ij1_n_2_G_ Values values 1.4625 1.5 1.5375 1.575 1.425
*compose Ij2_n_2_G_Values values 0.48750.50.51250.525 0.4750
*compose L10_n_G_Values values 0.7954p 0.775p 0.7565p 0.7385p 0.8163p
*compose L9_n_G_Values values 0.2651p 0.2585p 0.2522p 0.2462p 0.2721p
echo ---------------------------------------------------------------------------------
*************** LOOP FOR DIFFERENT VALUES OF A COMPONENT
while CompValueNo <= (NoOfCompValues-1)
*reset
destroy all
*free all
seed 300
let FaiIMatrix[MatrixY][MatrixX]=O
*echo FailMatrix= $&FaiIMatrix
*pause
let Matrixlndexeu
let CycleNumber=O
let WaferNumber=O
let NomPlot=O
let GaussPlot=O
let TrimmedPlot=O
let ChipsPassed=O
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let ChipsFailed=O
let CircuitFail=O
"set Rbias_nom_G = $&RbiasValues[$&CompValueNo]
"echo lj_nom_G_Values = $&Ij_nom_G_Values
·echo CompValueNo = $&CompValueNo
·echo lj_nom_G_ Values[$&CompValueNo] = $&Ij_nom_ G_Values[$&CompValueNo]
"set lj_nom_G = $&Ij_nom_G_Values[$&CompValueNo]
"let xxx = $1j_nom_G
"echo xxx« $&xxx
·echo Ij1_nom_2jsqd_G_Values = $&lj1_2sq_G_Values
"echo CompValueNo = $&CompValueNo
·echo Ij1_2sq_G_ Values[$&CompValueNo] = $&lj1_2sq_G_ Values[$&CompValueNo]
'set Ij1_nom_2jsqd_G = $&lj1_2jsq_G_Values[$&CompValueNo]
·Iet xxx = $lj1_nom_2jsqd_G
"echo xxx= $&xxx
"echo R14_nom_G_Values = $&R14_nom_G_Values
"echo CompValueNo = $&CompValueNo
"echo R14_nom_G_ Values[$&CompValueNo] = $&R14_nom_G_ Values[$&CompValueNo]
"set R14_nom_G = $&R14_nom_G_Values[$&CompValueNo]
·Iet xxx = $R14_nom_G
"echo xxxe $&xxx
echo B6_nom_G_Values = $&B6_nom_G_Values
echo CompValueNo = $&CompValueNo
echo B6_nom_G_ Values[$&CompValueNo] = $&B6_nom_G_ Values[$&CompValueNo]
set B6_nom_G = $&B6_nom_G_Values[$&CompValueNo]
let xxx = $B6_nom_G
echo xxx» $&xxx
"set Ij1_nom_2jsqd_G = $&lj1_n_2_G_Values[$&CompValueNo]
"let xxx = $lj1_nom_2jsqd_G
"echo xxx« $&xxx
"set Ij2_nom_2jsqd_G = $&lj2_n_2_G_Values[$&CompValueNo]
"let xxx = $lj2_nom_2jsqd_G
"echo xxxe $&xxx
"set L1O_nom_G = $&L 1O_n_G_ Values[$&CompValueNo]
"let xxx = $L1O_nom_G
"echo xxx= $&xxx
"set L9_nom_G = $&L9_n_G_Values[$&CompValueNo]
"let xxx = $L9_nom_G
"echo xxx= $&xxx
"••• Call Circuit to measure the total Nominal Bias Current
echo
echo ---------------------------------------------------------------------------
echo
source /home/iapowell/SL_Monte/Optimising_simulations/Even_spreads/SLC_Advance_nominal.cir
"iplot v(360) v(370) v(9)
"iplot v(9)
run
NomPlot=1
set durnhetran
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set dumb = $&(NomPlot)
set durnee.lpnominal
set dumdd="$dumh$dumb$dumc"
let dumd = $dumdd
set Ip_nominal_G = $&(dumd)
let a=$lp_nominaI_G
echo Ip_nominaI_G=$&a
lOOP FOR THE NUMBER OF DIFFERENT WAFERS
while WaferNumber <= (NumberOfWafers-1)
SET UP GLOBAL SPREADS
set Jtol_G = $&(gauss(0.15/3,1))
set Rtol_G = $&(gauss(0.15/3,1))
set Ltol_G = $&(gauss(0.15/3,1))
let CycleNumber=O
lOOP FOR THE NUMBER OF lOCAL SIMULATIONS
while CycleNumber <= (NumberOfCycles-1)
let CircuitFail=O
echo ResetCiruitFail= $&CircuitFail
set WNo = $&WaferNumber
set NameW=W
set CNo = $&CycleNumber
set NameC = C
set SimlD = $NameW$WNo$NameC$CNo
let Matrixlndex=$SimlD
echo Matrixlndex= $&Matrixlndex
echo Hallo $&(CycleNumber)
echo C_CycleNumber = $&(CycleNumber)
let Rbias_spread = $Rbias_nom_G*gauss(0.1 0/3,1 )*$RtoI_G
set Rbias_spread_G = $&(Rbias_spread)
*
let Ij_spread = $1j_nom_G*gauss(0.1 0/3,1)
set lj_spread_G = $&(Ij_spread)
let Ij1_spread_2jsqd = $lj1_nom_2jsqd_G*gauss(0.1 0/3,1)
set Ij1_spread_2jsqd_G = $&(lj1_spread_2jsqd)
echo $&(lj1_spread_2jsqd)
let Ij2_spread_2jsqd = $lj2_nom_2jsqd_G*gauss(0.1 0/3,1)
set Ij2_spread_2jsqd_G = $&(lj2_spread_2jsqd)
echo $&(lj2_spread_2jsqd)
SET UP lOCAL JUNCTION AREA SPREADS
set Area_B05_ G=$&(gauss(0.1 0/3, 1))
set Area_B06_ G=$&(gauss(0.1 0/3, 1))
set Area_B 11_G=$&(gauss(0.1 0/3,1))
set Area_B 14_G=$&(gauss(0.1 0/3,1))
set Area_B 15_G=$&(gauss(0.1 0/3,1))
SETUP lOCAL INDUCTOR SPREADS
set Ind_l04_G=$&(gauss(0.1 0/3,1))
set Ind_l09_G=$&(gauss(0.1 0/3,1))
set Ind_l1 O_G=$&(gauss(0.1 0/3, 1))
set Ind_L11_G=$&(gauss(0.1 0/3, 1))
SETUP lOCAL RESISTOR SPREADS
set Res_R11_G=$&(gauss(0.1 0/3,1))
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set Res_R12_G=$&(gauss(0.1 0/3,1))
set Res_R13_G=$&(gauss(0.1 0/3,1))
set Res_R14_ G=$&(gauss(0.1 0/3,1))
set Res_R15_G=$&(gauss(0.1 0/3,1))
set Res_R 16_G=$&(gauss(0.1 0/3,1))
set Res_R19_G=$&(gauss(0.1 0/3,1))
set Res_R27 _G=$&(gauss(0.1 0/3,1))
set Res_R28_G=$&(gauss(0.1 0/3,1))
set Res_R30_ G=$&(gauss(0.1 0/3,1))
set Res_R32_ G=$&(gauss(0.1 0/3,1))
CALL CIRCUIT FOR SIMULATION OF SPREADS
source /home/iapowell/SL_Monte/Optimising_simulations/Even_spreads/SLC_Advance_spread.cir
iplot v(460) v(470) v(109)
iplot v(1 09)
run
GaussPlot=(2*CycleNumber)+2+(2*WaferNumber*NumberOfCycles)
echo $&(GaussPlot)
set dume = $&(GaussPlot)
set dumf = .Ip_spread
set dumgg = "$dumh$dume$dumf"
echo $dumgg
let dumg = $dumgg
set Ip_spread_G = $&(dumg)
echo $&(dumg)
let b=$lp_spread_G
echo C Ip_spread_G= $&(b)
CALL CIRCUIT FOR SIMULATION OF TRIMS
source /home/iapowell/SL_Monte/Optimising_simulations/Even_spreads/SLC_Advance_trim.cir
iplot v(301) v(247) v(109)
iplot v(109)
run
TrimmedPlot=(2*CycleNumber)+3+(2*WaferNumber*NumberOfCycles)
echo $&(TrimmedPlot)
set dumk = $&(TrimmedPlot)
set duml = .lp_trimmedPulser
set dummm = "$dumh$dumk$duml"
echo$dummm
let dumm = $dummm
set Ip_trimmed_G = $&(dumm)
echo $&(dumm)
let bb=$lp_trimmed_G
echo C Ip_trimmed_G=$&(bb)
echo
SimulationID=(WaferNumber*NumberOfCycles)+CycleNumber
echo SimulationID=$&SimulationID
echo
let FaiIMatrix[SimulationID)[O)=$&(SimulationID+ 1)
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CHECK EVERY PULSE OF SIMULATION FOR A FAIL OR PASS
if =o» 1m
let FaiIMatrix[SimulationID][1]=1
let CircuitFail=1
end
ifP1 >1m
let FaiIMatrix[SimulationID][2]=1
let CircuitFail=1
end
if P2 > 1m
let FaiIMatrix[SimulationID][3]=1
let CircuitFail=1
end
if P3 > 1m
let FaiIMatrix[SimulationID][4]=1
let CircuitFail=1
end
if P4 > 1m
let FaiIMatrix[SimulationID][S]=1
let CircuitFail=1
end
if PS> 1m
let FaiIMatrix[SimulationID][6]=1
let CircuitFail=1
end
if P6 > 1m
let FaiIMatrix[SimulationID][7]=1
let CircuitFail=1
end
ifP7>1m
let FaiIMatrix[SimulationID][8]=1
let CircuitFail=1
end
if P8 > 1m
let FailMatrix[SimulationID][9]=1
let CircuitFail=1
end
ifP9>1m
let FaiIMatrix[SimulationID][10]=1
let CircuitFail=1
end
ifP10>1m
let FaiIMatrix[SimulationID][11]=1
let CircuitFail=1
end
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if P11 > 1m
let FaiIMatrix[SimulationID][12]=1
let Circuiff'aile t
end
ifP12<1m
let FaiIMatrix[SimulationID][13]=1
let CircuitFail=1
end
ifP13<1m
let FaiIMatrix[SimulationID][14]=1
let CircuitFail=1
end
if P14 < 1m
let FaiIMatrix[SimulationID][15]=1
let CircuitFail=1
end
if P15 > 1m
let FaiIMatrix[SimulationID][16]=1
let CircuitFail=1
end
*echo FailMatrix= $&FaiIMatrix
*print 10f line FailMatrix
*echo $&FaiIMatrix[SimulationID][16]
*print FaiIMatrix[SimulationID][O, 16]
*Iet SimResult=FaiIMatrix[SimulationID][0,16]
*echo $&SimResult
echo
echo SimulationID=$&SimulationID
COUNT CIRCUITS THAT FAILED AND PASSED
if CircuitFail=1
echo This circuit simulation failed
ChipsFailed=ChipsFailed+ 1
else
echo This circuit simulation passed
ChipsPassed=ChipsPassed+ 1
end
echo
echo Total chips failed = $&ChipsFailed
echo Total chips passed = $&ChipsPassed
echo C WaferNumber= $&(WaferNumber)
echo C CycleNumber= $&(CycleNumber)
CycleNumber=CycleNumber+ 1
echo --------------------------------------------------------------------------------
end
(end of while CycleNumber)
WaferNumber=WaferNumber+ 1
echo Yields= $&Yields
end
*(end of while WaferNumber)
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Yield=ChipsPassed/(NumberOfWafers*NumberOfCycles)*100
echo Yield = $&Yield
if CompValueNo <= (NoOfCompValues-1)
let Yields[CompValueNo)=$& Yield
echo Yields= $&Yields
end
CompValueNo=CompValueNo+ 1
end
*(end of while CompValueNo)
*write SLCMatrix.raw FailMatrix
echo
.endc
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Nominal circuit simulation
SLC_Advance_nominal.cir COSL ADC comparator, nominal bias measurement
.exec
set noprintscale
set nopage
set width=256
set maxdata=120000
let Rbias_nom_L=$Rbias_nom_ G
let lj_nom_L=$Ij_nom_G
let Ij1_nom_2jsqd_L = $lj1_nom_2jsqd_G
let Ij2_nom_2jsqd_L = $lj2_nom_2jsqd_G
let L10_nom_L = $L 10_nom_G
let L9_nom_L = $L9_nom_G
let L11_nom_L = $L 11_nom_G
let R27_nom_L = $R27 _nom_G
let R16_nom_L = $R16_nom_G
let R12_nom_L = $R12_nom_G
let R28_nom_L = $R28_nom_G
let R30_nom_L = $R30_nom_G
let R32_nom_L = $R32_nom_G
"PULSER AND CLOCK SHAPER
let L4_nom_L = $L4_nom_G
let R11_nom_L = $R11_nom_G
let R13_nom_L = $R13_nom_G
let R14_nom_L = $R14_nom_G
let R15_nom_L = $R15_nom_G
let 85_nom_L = $B5_nom_G
let B6_nom_L = $B6_nom_G
.endc
"### BEGINNING OF CONTROL SPECIFICATION
".control
".endc
" ### BEGINNING OF TRANSIENT ANALYSIS
".tran 0.1P 7n uic
.tran 0.1p 0.8n uie
.save v(360)
"
" ### BEGINNING OF CIRCUIT FILE FOR NORMAL COMPARATOR
" INPUT RAMP CURRENT
"11050 pwl(O 0 0.285n 0 3.485n 2.9516m 3.535n 2.9516m 6.735n 0 7n 0)
11050 pwl(O 0 0.537n 0 .636n 3.14m 0.686n 3.14m 0.786n 0 0.800n 0)
"
" CLOCK
VO26 0 sin(O 10m 20Gig 0).
Stellenbosch University http://scholar.sun.ac.za
Appendix B 11 0
• DC BIAS VOLTAGE
V224705m
• PULSER DC BIAS AND CLOCK
V14 39 0 sin(O 10m 20Gig 0)
V15 40 0 5m
·COMPARATOR CIRCUIT
B11 1 267 jj2 area=$&(Ij_nom_L)
B14 54 0 70 jj2 area=$&(lj2_nom_2jsqd_L)
B15 55 0 71 jj2 area=$&(lj1_nom_2jsqd_L)
B5 17061 jj2 area=$&B5_nom_L
B6 16 0 62 jj2 area=$&B6_nom_L
L10 113 $&L10_nom_L
L11 1 0 $&L11_nom_L
L4 16 0 $&L4_nom_L
L9 4 11 $&L9_nom_L
R11 2617 $&R11_nom_L
R1241 17 $&R12_nom_L
R1317 0 $&R13_nom_L
R1439 16 $&R14_nom_L
R1540 16 $&R15_nom_L
R1616 42 $&R16_nom_L
R19 46 13 $&(Rbias_nom_L)
R27 11 8 $&R27 _nom_L
R28 49 51 $&R28_nom_L
R30 1 0 $&R30_nom_L
R32 4 3 $&R32_nom_L·
• V_SOURCES FOR CURRENT MONITORING
V1641130
V1742130
V2047460
V25 13 11 0
V26 50 49 0
V2751 1 0
V28 8 7 0
V29 240
V32 3 54 0
V33 4 55 0
• ###BEGINNING OF NORMAL COSL OR GATE BUFFER
• 3 PHASE CLOCKS
V18 43 0 sin(O 10m 20Gig 16.67p)
V23 48 0 sin(O 10m 20Gig 0)·
• DC FOR READ-OUT SQUID
V21 450 6m
• VOLTAGE SOURCE FOR CURRENT MONITORING
V1945440
V2415120
V30 5 52 0
V31 6530
B7 14 0 63 jj2 areaeo.ae
B8 0 10 64 jj2 area=O.35
B9 12 9 65 jj2 area=O.34
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B10 0 7 66 jj2 areaeo.zs
B12 52 0 68 jj2 areaeo.z
B13 53 0 69 jj2 areaeo.z
K1 L5 L8 0.58
K2 L6 L7 0.58
L5 72 05.15p
L6 7 72 5.15p
L7 6 9 2.2p
L8 9 52.2p
R1743 14 10
R1844 1533
R20 15 14 12
R211406
R220 102.3
R23 4810 5
R2412 9 5
R251078.8
R26 9 0 5
R29 7 01.5
R31651.6
"MEASURE TOTAL BIAS CURRENT
.measure tran Ip_nominal from=150p to=280p max v(360)
H300 0 360 V25 1
R309 360 01
V301 3700 @Ip_nominal
R310 370 01
"JUNCTION MODEL FOR COSL OR GATE
.model jj2 jj(rtype=1, cct=1, icon=1 Om, vg=2.8m, delv=0.08m,
+ icrite lm, rO=30, rn=1.64706, cap=1.54894p)
" Nb 2500 A/cm2 area = 40 square microns (generated by JJMODEL)
.end
Simulation of circuit with spreads on component values
SLC_Advance_spread.cir COSL ADC comparator, spread bias measurement
"### INITIATE MONTE CARLO ANALYSIS".monte
"".monte
.exec
set noprintscale
set nopage
set width=256
set rnaxoataetzccoo
""GET GLOBAL SPREADS
let Jtol_L =$JtoI_G
let Rtol_L =$RtoI_G
let Ltol_L =$Ltol_ G
let Rbias_nom_L = $Rbias_nom_G
let Rbias_spread_L = $Rbias_spread_G
let lj_nom_L = $1j_nom_G
let lj_spread_L = $1j_spread_G
let Ij1_spread_2jsqd_L = $lj1_spread_2jsqd_G
let Ij2_spread_2jsqd_L = $lj2_spread_2jsqd_G
let L10_nom_L = $L 10_nom_G
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let 19_nom_l = $l9_nom_G
let l 11_nom_l = $l11_nom_G
let R27_nom_l = $R27 _nom_G
let R16_nom_l = $R16_nom_G
let R12_nom_l = $R12_nom_G
let R28_nom_l = $R28_nom_G
let R30_nom_l = $R30_nom_G
let R32_nom_l = $R32_nom_G
"PULSER AND CLOCK SHAPER
let l4_nom_l = $l4_nom_G
let R11_nom_l = $R11_nom_G
let R13_nom_l = $R13_nom_G
let R14_nom_l = $R14_nom_G
let R15_nom_l = $R15_nom_G
let B5_nom_l = $B5_nom_G
let B6_nom_l = $B6_nom_G
GET lOCAL JUNCTION AREA SPREADS
let Area_B05_l=$Area_B05_ G
let Area_B06_l=$Area_B06_G
let Area_B 11_l=$Area_B 11_G
let Area_B14_l=$Area_B14_G
let Area_B15_l=$Area_B15_G
GET lOCAL INDUCTOR SPREADS
let Ind_104_l=$lnd_104_G
let Ind_109_l=$lnd_109_G
let Ind_l1 O_l=$lnd_l 1O_G
let Ind_L11_l=$lnd_l 11_G
SETUP lOCAL RESISTOR SPREADS
let Res_R11_l=$Res_R11_G
let Res_R12_l=$Res_R12_G
let Res_R 13_l=$Res_R 13_G
let Res_R14_l=$Res_R14_G
let Res_R 15_l=$Res_R 15_G
let Res_R16_l=$Res_R16_G
let Res_R19_l=$Res_R19_G
let Res_R27 _l=$Res_R27 _G
let Res_R28_l=$Res_R28_G
let Res_R30_l=$Res_R30_G
let Res_R32_l=$Res_R32_G
"echo $&(Jtol_l)
"echo $&(Rtol_l)
"echo $&(Ltol_l)
"echo $&(Area_B05_l)
"echo $&(lnd_104_l)
"echo $&(Res_R11_l)
.endc
*
• ### BEGINNING OF CONTROL SPECIFICATION
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*.control
*.endc
* ### BEGINNING OF TRANSIENT ANALYSIS
*.tran 0.1P 7n uic
.tran 0.1 p 0.8n uic
.save v(460)
*
**********··***MONTE CIRCUIT***··*********···*·****************
* ### BEGINNING OF CIRCUIT FILE FOR COMPARATOR WITH SPREADS
*SET UP LOCAL SPREADS
*.param Avar=gauss(0.1/3, 1)
*.param Rvar=Rtol*gauss(0.1/3,1)
*.param Lvar=Ltol*gauss(0.1/3,1)
*.param Rtrim=Rbias_nom*Rvar
*.param lj_spread=lj_nom*Avar
* INPUT RAMP CURRENT
*11010150 pwl(O 0 0.285n 0 3.485n 2.9516m 3.535n 2.9516m 6.735n 0 7n 0)
11010150 pwl(O 0 0.537n 0 .636n 3.14m 0.686n 3.14m 0.786n 0 0.800n 0)
* CLOCK
V100 126 0 sin(O 10m 20Gig 0)
*
* DC BIAS VOLTAGE
V122 1470 5m
* PULSER DC BIAS AND CLOCK
V114139 0 sin(O 10m 20Gig 0)
V11514005m
*PULSER CIRCUIT
B1061160 162 jj2var area=$&(B6_nom_L*Area_B06_L)
L104 116 0 $&(L4_nom_L *lnd_L04_L *LtoI_L)
R114139 116 $&(R14_nom_L*Res_R14_L*RtoI_L)
R116116142 $&(R16_nom_L*Res_R16_L*RtoI_L)
R115 140 116 $&(R15_nom_L *Res_R15_L*RtoI_L)
*COMPARATOR CIRCUIT
B111 101 102 167 jj2var area=$&(Ij_spread_L)
B1141540 170 jj2var area=$&(lj2_spread_2jsqd_L)
B115 1550171 jj2var area=$&(lj1_spread_2jsqd_L)
B105 1170161 jj2var area=$&(B5_nom_L*Area_B05_L)
L110 111 103 $&(L 1O_nom_L *lnd_L 1O_L*LtoI_L)
L111 101 0 $&(L 11_nom_L*lnd_L 11_L*LtoI_L)
L109 104 111 $&(L9_nom_L *lnd_L09_L *LtoI_L)
R111126117 $&(R11_nom_L*Res_R11_L*RtoI_L)
R112141117 $&(R12_nom_L*Res_R12_L*RtoI_L)
R113 117 0 $&(R13_nom_L *Res_R13_L *RtoI_L)
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R119 146 113 $&(Rbias_spread_L)
R127 111 108 $&(R27 _nom_L "Res_R27 _L "RtoI_L)
R128 149 151 $&(R28_nom_L"Res_R28_L"RtoI_L)
R130 101 0 $&(R30_nom_L"Res_R30_L"RtoI_L)
R132 104 103 $&(R32_nom_L "Res_R32_L "RtoI_L)
"
" V_SOURCES FOR CURRENT MONITORING
V1161411130
V1171421130
V120 147 1460
V125 113 111 0
V126 150 149 0
V127151 1010
V128 108 1070
V129 102 1040
V132 103 1540
V133104 1550
"####BEGINNING OF COSL OR GATE BUFFER
" 3 PHASE CLOCKS
V118 143 0 sin(O 10m 20Gig 16.67p)
V123 148 0 sin(O 10m 20Gig 0)
"
"DC FOR READ-OUT SQUID
V121145 0 6m
" VOLTAGE SOURCE FOR CURRENT MONITORING
V1191451440
V1241151120
V130 105 1520
V1311061530
B107 114 0 163 jj2 area=0.36
B108 0 110 164 jj2 area=0.35
B109 112 109 165 jj2 area=0.34
B1100 107166 jj2 area=0.25
8112 152 0 168 jj2 area=0.2
8113 153 0 169 jj2 areaeo.z
K101 L105 L1080.58
K102 L106 L107 0.58
L1051720 5.15p
L1061071725.15p
L1071061092.2p
L1081091052.2p
R11714311410
R11814411533
R12011511412
R12111406
R1220 1102.3
R1231481105
R1241121095
R125110 1078.8
R126109 0 5
R129 10701.5
R1311061051.6
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* JUNCTION MODEL FOR COSL OR GATE
.model jj2 jj(rtype=1, octet, lcone tOm, vg=2.8m, delv=0.08m,
+ icrit=1 m, rO=30, rn=1.64706, cap=1.54894p)
* Nb 2500 Alcm2 area = 40 square microns (generated by JJMODEL)
*
* MEASURE TOTAL BIAS CURRENT
.measure tran Ip_spread from=150p to=280p max v(460)
H400 0 460 V125 1
R409 460 01
V470 470 0 @Ip_spread
R470 47001
* JUNCTION MODEL WITH GLOBAL SPREAD
.model jj2var jj(rtype=1, cct=1, icon=10m, vg=2.8m, delv-o.osm,
+ icrit=$&(Jtol_L*1 m), rO=30, rn=1.64706, cap=1.54894p)
* Nb 2500 Alcm2 area = 40 square microns (generated by JJMODEL)
.end
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Simulation of circuit implementing the trim facilities
SLC_Advance_trim.cir
"
COSL ADC comparator with Pulser trim voltage
" ### INITIATE MONTE CARLO ANALYSIS".monte
"".monte
.exec
"set noprintscale
"set nopage
"set width=256
"set rnaxdatae 1000000
""GET GLOBAL SPREADS
let JtoI_L=$JtoI_G
let Rtol_L =$RtoI_G
let Ltol_L =$LtoI_G
let Rbias_nom_L = $Rbias_nom_G
let Rbias_spread_L=$Rbias_spread_ G
let lj_nom_L = $1j_nom_G
let lj_spread_L = $1j_spread_G
let Ip_nominal_L =$lp_nominaI_G
let Ip_spread_L = $lp_spread_G
let Ij1_nom_2jsqd_L = $lj1_nom_2jsqd_G
let Ij2_nom_2jsqd_L = $lj2_nom_2jsqd_G
let Ij1_spread_2jsqd_L = $lj1_spread_2jsqd_G
let Ij2_spread_2jsqd_L = $lj2_spread_2jsqd_G
let L10_nom_L = $L10_nom_G
let L9_nom_L = $L9_nom_G
let L11_nom_L = $L 11_nom_G
let R27_nom_L = $R27 _nom_G
let R16_nom_L = $R16_nom_G
let R12_nom_L = $R 12_nom_ G
let R28_nom_L = $R28_nom_G
let R30_nom_L = $R30_nom_G
let R32_nom_L = $R32_nom_ G
"PULSER AND CLOCK SHAPER
let L4_nom_L = $L4_nom_G
let R11_nom_L = $R 11_nom_ G
let R13_nom_L = $R13_nom_G
let R14_nom_L = $R14_nom_G
let R15_nom_L = $R15_nom_G
let B5_nom_L = $B5_nom_G
let B6_nom_L = $B6_nom_G
let Scale_factor_L = $Scale_factor_G
"echo TP Jtol_L=$&(JtoI_L)
"echo TP RtoI_L=$&(Rtol_L)
"echo TP LtoI_L=$&(LtoI_L)
"echo TP Rbias_nom_L$&(Rbias_nom_L)
·echo TP Rbias_spread_L=$&(Rbias_spread_L)
"echo TP lj_nom_L=$&(Ij_nom_L)
"echo TP lj_spread_L=$&(Ij_spread_L)
·echo TP Ip_nominal_L=$&(lp_nominaI_L)
"echo TP Ip_spread_L=$&(lp_spread_L)
"echo TP Scale_factor_L=$&(Scale_factor_L)
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GET lOCAL JUNCTION AREA SPREADS
let Area_B05_l=$Area_B05_G
let Area_B06_l=$Area_B06_ G
let Area_B11_l=$Area_B11_G
let Area_B14_l=$Area_B14_G
let Area_B15_l=$Area_B15_G
GET lOCAL INDUCTOR SPREADS
let Ind_104_l=$lnd_104_G
let Ind_109_l=$lnd_109_G
let Ind_l1 O_l=$lnd_l 1O_G
let Ind_L11_l=$lnd_l 11_G
SETUP lOCAL RESISTOR SPREADS
let Res_R11_l=$Res_R11_G
let Res_R 12_l=$Res_R 12_G
let Res_R 13_l=$Res_R 13_G
let Res_R14_l=$Res_R14_G
let Res_R15_l=$Res_R15_G
let Res_R 16_l=$Res_R 16_G
let Res_R19_l=$Res_R19_G
let Res_R27 _l=$Res_R27 _G
let Res_R28_l=$Res_R28_G
let Res_R30_l=$Res_R30_G
let Res_R32_l=$Res_R32_G
let Xtactore t
let Vdc=5m
let Rp_bias_nom=$&R 15_nom_l
let Ind_l4_nom=5p
let PhiO=2.067834861f
let Icp_nom=O.4m
let B_nom=(2"pi"lnd_l4_nom"lcp_nom)/PhiO
"echo B_nom = $&(B_nom)
let Arg=-1/B_nom
"echo Arg = $&(Arg)
let Arcos_nom = -j(ln(Arg+j(sqrt(1-ArgA2))))
"echo Arcos_nom = $&(Arcos_nom)
let Ithp_nom= (lcp_nom"sin(Arcos_nom)+lcp_nom/B_nom" Arcos_nom)
"echo Ithp_nom = $&(Ithp_nom)
let Ip_bias_nom=Vdc/Rp_bias_nom
"echo Ip_bias_nom = $&(Ip_bias_nom)
let Rp_bias_spread = $&(Rp_bias_nom"Res_R15_l"Rtol_l)
let Ratio=lp_bias_nom/lthp_nom
"echo Ratio = $&(Ratio)
let Icp_spread=lcp_nom" Area_B06_l" Jtol_l
let Ind_l4_spread=lnd_l4_nom" Ind_104_l"Ltol_l
let B_spread=(2 " pi " Ind_l4_spread " Icp_spread) I PhiO
"echo B_spread = $&(B_spread)
let Arg_spread=-1/B_spread
"echo Arg_spread = $&(Arg_spread)
let Arcos_spread = -j(ln(Arg_spread+j(sqrt( 1-Arg_spreadA2))))
"echo Arcos_spread = $&(Arcos_spread)
let Ithp_spread= (lcp_spread"sin(Arcos_spread)+lcp_spread/B_spread"Arcos_spread)
"echo Ithp_spread = $&(Ithp_spread)
let Vp_trim = Xfactor"(Rp_bias_spread"((lthp_spread"Ratio)-lp_bias_nom))
"echo Vp_trim = $&(Vp_trim)
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echo
*echo $&(JtoI_L)
*echo $&(RtoI_L)
*echo $&(UoI_L)
*echo $&(Area_B05_L)
*echo $&(lnd_L04_L)
*echo $&(Res_R11_L)
.endc
* ### BEGINNING OF CONTROL SPECIFICATION
*.control
*.endc
* ### BEGINNING OF TRANSIENT ANALYSIS
*.tran 0.1 P 7n uic
.tran 0.1 p 0.8n uic
.save v(460) v(109)
*
········***·***MONTECIRCUIT*·****···*********·········*·*·*···
* ### BEGINNING OF CIRCUIT FILE FOR COMPARATOR WITH SPREADS
* INPUT RAMP CURRENT
*11010150 pwl(O 0 0.285n 0 3.485n 2.9516m 3.535n 2.9516m 6.735n 0 7n 0)
1101 0 150 pwl(O 0 0.537n 0 .636n 3.14m 0.686n 3.14m 0.786n 0 0.800n 0)
* CLOCK
V100 126 0 sin(O 10m 20Gig 0)
*
* DC BIAS AND TRIM VOLTAGES
V122 1470 5m
R301 301 01
V 3 0 1 3 0 1 0
$&( Rbias_spread_L)* ((($&( Ip_nominal_L)+$&( lj_nom_L) *0.00 1)*($&( lj 1_spread_2jsqd_L) *$&(Jtol_L)*0.001 +$&(Ij
2_spread_2jsqd_L) *$&( Jtol_L) *0.001 )*$&( Scale _factor _L)/($& (lj 1_nom_2jsqd_L) *0.001 +$&( Ij2_nom_2jsqd_L) *0.
001) )-($&(1p_spread_L)+$&(Ij_spread_L) *$&(JtoI_L)*0.001 ))
V222 247147 v(301)
* MEASURE TOTAL BIAS CURRENT
.measure tran Ip_trimmedPulser from=150p to=280p max v(460)
H400 0 460 V125 1
R409 460 01
V470 470 0 @lp_trimmedPulser
R470 470 01
*MEASURE PULSES FOR FAIL OR PASS
.measure tran PO from=25p to=50p max v(109)
.measure tran P1 from=75p to=100p max v(109)
.measure tran P2 from=125p to=150p max v(109)
.measure tran P3 from=175p to=200p max v(109)
.measure tran P4 from=225p to=250p max v(109)
.measure tran P5 from=275p to=300p max v(109)
.measure tran P6 from=325p to=350p max v(109)
.measure tran P7 from=375p to=400p max v(1 09)
.measure tran P8 from=425p to=450p max v(109)
.measure tran P9 from=475p to=500p max v(109)
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.measure tran Pla from=525p to=550p max v(109)
.measure tran Pll from=575p to=600p max v(109)
.measure tran P12 from=625p to=650p max v(109)
.measure tran P13 from=675p to=700p max v(109)
.measure tran P14 from=725p to=750p max v(109)
.measure tran P15 from=775p ie-eooc max v(109)
* PULSER DC BIAS, TRIM AND CLOCK
Vl14 139 0 sin (a 10m 20Gig 0)
Vl15140 0 Sm
V216241 140 $&(Vp_trim)
*PULSER CIRCUIT WITH TRIM
Bl06 116 0 162 jj2var area=$&(B6_nom_L *Area_B06_L)
L104 116 0 $&(L4_nom_L *lnd_L04_L *Ltol_L)
Rl14 139 116 $&(R14_nom_L*Res_R14_L*Rtol_L)
Rl15 241 116 $&(Rp_bias_spread)
R116116142 $&(R16_nom_L*Res_R16_L*Rtol_L)
*COMPARATOR CIRCUIT
Bl11 101 102 167 jj2var area=$&(Ij_spread_L)
Bl14154 0170 jj2var area=$&(lj2_spread_2jsqd_L)
B115 155 0 171 jj2var area=$&(ljl_spread_2jsqd_L)
Bl05117 0161 jj2var area=$&(B5_nom_L*Area_B05_L)
L110 111 103 $&(L 10_nom_L*lnd_L 10_L*Ltol_L)
L111 101 0 $&(L 11_nom_L *lnd_L 11_L *Ltol_L)
L109 104 111 $&(L9_nom_L *lnd_L09_L *Ltol_L)
Rlll 126117 $&(Rl1_nom_L*Res_Rll_L*Rtol_L)
Rl12 141 117 $&(R12_nom_L *Res_R12_L *Rtol_L)
Rl13117 0 $&(R13_nom_L*Res_R13_L*Rtol_L)
Rl19 146 113 $&(Rbias_spread_L)
R127111 108 $&(R27 _nom_L*Res_R27 _L*Rtol_L)
R128149 151 $&(R28_nom_L*Res_R28_L*Rtol_L)
R130 1010 $&(R30_nom_L*Res_R30_L*Rtol_L)
R132 104 103 $&(R32_nom_L *Res_R32_L*Rtol_L).
* V_SOURCES FOR CURRENT MONITORING
V1161411130
Vl17 142 113 0
V120 247146 0
V125 113 111 0
V126 150 149 0
V1271511010
V128 108 107 0
V129 102 104 0
V132 103154 0
V133104 155 0
**####BEGINNING OF COSL OR GATE BUFFER
* 3 PHASE CLOCKS
Vl18 143 0 sin(O 10m 20Gig 16.67p)
V123 148 0 sin(O 10m 20Gig 0)
*
* DC FOR READ-OUT SQUID
V121145 0 6m
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• VOLTAGE SOURCE FOR CURRENT MONITORING
V1191451440
V1241151120
V130 105 1520
V1311061530
8107 114 0 163 jj2 area=0.36
8108 0 110 164 jj2 area=0.35
8109 112 109 165 jj2 area=0.34
8110 0 107 166 jj2 areaeo.zs
81121520168 jj2 erea-o.z
81131530169 jj2 areaeo.z
K101 L105 L108 0.58
K102 L106 L107 0.58
L105172 0 5.15p
L1061071725.15p
L1071061092.2p
L1081091052.2p
R11714311410
R11814411533
R12011511412
R121114 0 6
R1220 1102.3
R1231481105
R1241121095
R125110 1078.8
R126109 0 5
R129 10701.5
R1311061051.6
• JUNCTION MODEL FOR COSL OR GATE
.model jj2 jj(rtype=1, ccte t, icon=10m, vg=2.8m, delv=0.08m,
+ icritet m, rO=30, rn=1.64706, cap=1.54894p)
• Nb 2500 Alcm2 area = 40 square microns (generated by JJMODEL)·
• JUNCTION MODEL WITH GL08AL SPREAD
.model jj2var jj(rtype=1, cct=1, icon=10m, vg=2.8m, delv=0.08m,
+ icrit=$&(JtoI_L·1m), rO=30, rn=1.64706, cap=1.54894p)
• Nb 2500 Alcm2 area = 40 square microns (generated by JJMODEL)
.end
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